When are substrate effects important for on-chip interconnects?

被引：2

作者：

Ktata, MF ^{[1
]}

Grabinski, H ^{[1
]}

Gaus, G ^{[1
]}

Fischer, H ^{[1
]}

机构：

[1] Leibniz Univ Hannover, Informat Technol Lab, D-30167 Hannover, Germany

来源：

ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING | 2003年

关键词：

D O I：

10.1109/EPEP.2003.1250046

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we investigate the effects of floating and grounded substrates with different conductivities of 100 S/m (medium) and 10.000 S/m (high) on on-chip interconnections in the frequency range from I Hz up to 40 GHz. We show that the frequency dependency of line parameters, especially the inductance and resistance per unit length, depends strongly on whether the substrate is grounded or floating, on the relative position of the ground line with respect to the signal lines, and on the substrate conductivity.

引用

页码：265 / 268

页数：4

共 50 条

[41] Feasibility of plasmonic circuits for on-chip interconnects
Fukuda, M.
Tonooka, Y.
Inoue, T.
Ota, M.
SOLID-STATE ELECTRONICS, 2019, 156 : 33 - 40
[42] Model Order Reduction of On-Chip Interconnects
Medhat, Dina
Hegazi, Emad
Abdel-Rahman, Mohamed
2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, : 205 - 210
[43] Silicon photonics for on-chip interconnects and telecommunications
Chen, Long
Preston, Kyle
Lipson, Michal
Doerr, Christopher R.
Chen, Young-kai
OPTOELECTRONIC INTEGRATED CIRCUITS XII, 2010, 7605
[44] Static Pulsed Bus for on-chip interconnects
Khellah, M
Tschanz, J
Ye, YB
Narendra, S
De, VV
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 78 - 79
[45] Data handling limits of on-chip interconnects
Singhal, Rohit
Choi, Gwan
Mahapatra, Rabi N.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (06) : 707 - 713
[46] A Case for Heterogeneous On-Chip Interconnects for CMPs
Mishra, Asit K.
Vijaykrishnan, N.
Das, Chita R.
ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2011, : 389 - 399
[47] Wiring rule methodology for on-chip interconnects
Smith, H
Cases, M
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING - IEEE 5TH TOPICAL MEETING, 1996, : 33 - 35
[48] Light coupling for on-chip optical interconnects
Gao, Xumin
Yuan, Jialei
Yang, Yongchao
Li, Yuanhang
Cai, Wei
Li, Xin
Wang, Yongjin
OPTICS AND LASER TECHNOLOGY, 2017, 97 : 154 - 160
[49] Optimization of Driver Preemphasis for On-Chip Interconnects
Bai, Yun
Wong, S. Simon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2033 - 2041
[50] Thermal sensitivity analysis of on-chip interconnects
Fu, Guang-Cao
Tang, Min
Lu, Jia-Qing
Mao, Jun-Fa
ELECTRONICS LETTERS, 2014, 50 (11) : 797 - 798

← 1 2 3 4 5 →