When are substrate effects important for on-chip interconnects?

被引：2
|
作者：
Ktata, MF [1 ]
Grabinski, H [1 ]
Gaus, G [1 ]
Fischer, H [1 ]
机构：
[1] Leibniz Univ Hannover, Informat Technol Lab, D-30167 Hannover, Germany
来源：
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING | 2003年
关键词：
D O I：
10.1109/EPEP.2003.1250046
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we investigate the effects of floating and grounded substrates with different conductivities of 100 S/m (medium) and 10.000 S/m (high) on on-chip interconnections in the frequency range from I Hz up to 40 GHz. We show that the frequency dependency of line parameters, especially the inductance and resistance per unit length, depends strongly on whether the substrate is grounded or floating, on the relative position of the ground line with respect to the signal lines, and on the substrate conductivity.
引用
收藏
页码：265 / 268
页数：4
相关论文
共 50 条
  • [31] Equivalent circuit modeling of single and coupled on-chip interconnects on lossy silicon substrate
    Oregon State Univ, Corvallis, United States
    IEEE Top Meet Ekectr Perform Electron Packag, (185-188):
  • [32] Evaluating the effects of temperature gradients and currents nonuniformity in on-chip interconnects
    Spennagallo, N.
    Codecasa, L.
    D'Amore, D.
    Maffezzoni, P.
    MICROELECTRONICS JOURNAL, 2009, 40 (07) : 1154 - 1159
  • [33] On-chip integrated antennas - The first challenge for reliable on-chip wireless interconnects
    Wang, Yuxin
    Makadia, Dimple
    Margala, Martin
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 1245 - +
  • [34] Systematic customization of on-chip crossbar interconnects
    Hur, Jae Young
    Stefanov, Todor
    Wong, Stephan
    Vassiliadisi, Stamatis
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 61 - +
  • [35] On-chip interconnects - Giga hertz and beyond
    Lee, K
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 15 - 17
  • [36] Analysis of Challenges for On-Chip Optical Interconnects
    Dokania, Rajeev K.
    Apsel, Alyssa B.
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 275 - 280
  • [37] Analytical thermal analysis of on-chip interconnects
    Lin, Saihua
    Yang, Huazhong
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2776 - 2780
  • [38] Optical waveguides for on-chip optical interconnects
    Cahill, LW
    OPTOELECTRONIC INTEGRATION ON SILICON, 2004, 5357 : 11 - 15
  • [39] Unified RLC model for on-chip interconnects
    Sim, SP
    Yang, CY
    NANOTECH 2003, VOL 2, 2003, : 356 - 359
  • [40] An efficient inductance modeling for on-chip interconnects
    He, L
    Chang, N
    Lin, S
    Nakagawa, OS
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 457 - 460
12345