When are substrate effects important for on-chip interconnects?

被引：2

作者：

Ktata, MF ^{[1
]}

Grabinski, H ^{[1
]}

Gaus, G ^{[1
]}

Fischer, H ^{[1
]}

机构：

[1] Leibniz Univ Hannover, Informat Technol Lab, D-30167 Hannover, Germany

来源：

ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING | 2003年

关键词：

D O I：

10.1109/EPEP.2003.1250046

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we investigate the effects of floating and grounded substrates with different conductivities of 100 S/m (medium) and 10.000 S/m (high) on on-chip interconnections in the frequency range from I Hz up to 40 GHz. We show that the frequency dependency of line parameters, especially the inductance and resistance per unit length, depends strongly on whether the substrate is grounded or floating, on the relative position of the ground line with respect to the signal lines, and on the substrate conductivity.

引用

页码：265 / 268

页数：4

共 50 条

[21] Exploiting Emergence in On-Chip Interconnects
Hollis, Simon J.
Jackson, Chris
Bogdan, Paul
Marculescu, Radu
IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (03) : 570 - 582
[22] On skin effect in on-chip interconnects
Andersson, DA
Svensson, L
Larsson-Edefors, P
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 463 - 470
[23] Inductance analysis of on-chip interconnects
Kundu, S
Ghoshal, U
EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 252 - 255
[24] Inductance modeling for on-chip interconnects
Tu, SW
Shen, WZ
Chang, YW
Chen, TC
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 787 - 790
[25] Efficient macromodeling for on-chip interconnects
Xu, QW
Mazumder, P
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 561 - 566
[26] A Survey of On-Chip Optical Interconnects
Bashir, Janibul
Peter, Eldhose
Sarangi, Smruti R.
ACM COMPUTING SURVEYS, 2019, 51 (06)
[27] Copper metallization for on-chip interconnects
Gelatos, AV
Nguyen, BY
Perry, K
Marsh, R
Peschke, J
Filipiak, S
Travis, E
Thompson, M
Saaranen, T
Tobin, PJ
Mogab, CJ
MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 346 - 357
[28] Efficient on-chip global interconnects
Ho, R
Mai, K
Horowitz, M
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 271 - 274
[29] Design methodology for on-chip interconnects
Cases, M
Smith, H
Bowen, M
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 27 - 30
[30] Boundary Element Computation of Line Parameters of On-chip Interconnects on Lossy Silicon Substrate
Li, Dongwei
Di Rienzo, Luca
APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY JOURNAL, 2011, 26 (09): : 716 - 722

← 1 2 3 4 5 →