An advanced modeling approach for mask and wafer process simulation

被引:0
|
作者
Karakas, Ahmet [1 ]
Elsen, Erich [1 ]
Torunoglu, Ilhami [1 ]
Andrus, Curtis [1 ]
机构
[1] Gauda Inc, Santa Clara, CA 95054 USA
来源
PHOTOMASK TECHNOLOGY 2010 | 2010年 / 7823卷
关键词
D O I
10.1117/12.866281
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
A new modeling technique to accurately represent the mask and wafer process behavior is presented. The lithography simulation can be done in three steps: i) mask simulation, ii) latent image calculations and iii) resist process simulation. The leading edge designs, such as 32 nm and beyond, require higher-fidelity models to adequately represent each of these actual processes. Effects previously considered secondary, have become more pronounced with each new technology node. In this approach, we utilized separate physical models for both mask and wafer processes. We demonstrate that the residual errors can be further reduced when nonlinear mappers are used in addition. The advantage of the presented approach compared to standard curve-fitting or statistics-based models is its predictive power and adaptive nature. The physical model parameters were calibrated by a genetic algorithm whose details were outlined in [1]. The nonlinear mapper model parameters were identified by a gradient descent method. Given the computational requirements for a practical solution, our approach uses graphics processors as well as CPUs as computation hardware.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] Stencil mask ion implantation technology for realistic approach to wafer process
    Tonari, Kazuhiko
    Nishihashi, Tsutomu
    Ishikawa, Michio
    Fujiyama, Junki
    [J]. ION IMPLANTATION TECHNOLOGY, 2006, 866 : 401 - +
  • [2] Modeling and simulation of silicon wafer backside grinding process
    Li, Zhaoqiang
    Jing, Xiangmeng
    Jiang, Feng
    Zhang, Wenqi
    [J]. 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 874 - 877
  • [3] Mask specification for wafer process optimization
    Chen, Lin
    Freiberger, Phil
    Farnsworth, Jeff
    Stritsman, Ruth
    Rodrigues, Richard P.
    [J]. PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
  • [4] Application of a wafer development process to mask making
    Lee, G
    Berger, C
    Bürgel, C
    Feicke, A
    Cantrell, R
    Tschinkl, M
    [J]. PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XII, PTS 1 AND 2, 2005, 5853 : 445 - 453
  • [5] Review of virtual wafer process modeling and metrology for advanced technology development
    Hargrove, Michael
    Wen, Sandy
    Yim, Daebin
    Ruegger, Kira Egelhofer
    Nanja, Pradeep
    Sarkar, Sumant
    Lowe, Brett
    Vincent, Benjamin
    Ervin, Joseph
    Fried, David
    [J]. JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2023, 22 (03):
  • [6] A communication modeling approach for advanced distributed simulation
    Smith, WR
    Washburn, KB
    Ng, HC
    [J]. ENABLING TECHNOLOGY FOR SIMULATION SCIENCE, 1997, 3083 : 223 - 230
  • [7] How curvilinear mask patterning will enhance the EUV process window: a study using rigorous wafer plus mask dual simulation
    Pearman, Ryan
    Ungar, Jeff
    Shirali, Nagesh
    Shendre, Abishek
    Niewczas, Mairusz
    Pang, Leo
    Fujimura, Aki
    [J]. XXVI SYMPOSIUM ON PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY (PHOTOMASK JAPAN 2019), 2019, 11178
  • [8] Wafer Printability Simulation of EUV Mask Defects Using Mask SEM and AFM
    Son, Donghwan
    He, Lanpo
    Satake, Masaki
    He, Ying
    Park, Kihun
    Kim, Suhwan
    Jiao, Jing
    Hu, Peter
    Tolani, Vikram
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVIII, 2024, 12955
  • [9] Mask process simulation for mask quality improvement
    Takahashi, Nobuyasu
    Goto, So
    Tsunoda, Dai
    Shin, So-Eun
    Lee, Sukho
    Shon, Jungwook
    Park, Jisoong
    [J]. PHOTOMASK TECHNOLOGY 2015, 2015, 9635
  • [10] SOI wafer flow process for stencil mask fabrication
    Butschke, J
    Ehrmann, A
    Höfflinger, B
    Irmscher, M
    Käsmaier, R
    Letzkus, F
    Löschner, H
    Mathuni, J
    Reuter, C
    Schomburg, C
    Springer, R
    [J]. MICROELECTRONIC ENGINEERING, 1999, 46 (1-4) : 473 - 476