共 50 条
- [1] Stencil mask ion implantation technology for realistic approach to wafer process [J]. ION IMPLANTATION TECHNOLOGY, 2006, 866 : 401 - +
- [2] Modeling and simulation of silicon wafer backside grinding process [J]. 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 874 - 877
- [3] Mask specification for wafer process optimization [J]. PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
- [4] Application of a wafer development process to mask making [J]. PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XII, PTS 1 AND 2, 2005, 5853 : 445 - 453
- [5] Review of virtual wafer process modeling and metrology for advanced technology development [J]. JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2023, 22 (03):
- [6] A communication modeling approach for advanced distributed simulation [J]. ENABLING TECHNOLOGY FOR SIMULATION SCIENCE, 1997, 3083 : 223 - 230
- [7] How curvilinear mask patterning will enhance the EUV process window: a study using rigorous wafer plus mask dual simulation [J]. XXVI SYMPOSIUM ON PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY (PHOTOMASK JAPAN 2019), 2019, 11178
- [8] Wafer Printability Simulation of EUV Mask Defects Using Mask SEM and AFM [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVIII, 2024, 12955
- [10] SOI wafer flow process for stencil mask fabrication [J]. MICROELECTRONIC ENGINEERING, 1999, 46 (1-4) : 473 - 476