共 50 条
- [1] Mask specification for wafer process optimization [J]. PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
- [2] The development of mask-making process for CLM manufacturing technology [J]. PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY IX, 2002, 4754 : 727 - 736
- [3] Multiple Beam Technology Development & Application for Defect Inspection on EUV wafer/Mask [J]. PHOTOMASK TECHNOLOGY 2018, 2018, 10810
- [5] Development of low damage mask making process on EUV mask with thin CrN buffer layer [J]. Emerging Lithographic Technologies IX, Pts 1 and 2, 2005, 5751 : 158 - 167
- [7] An advanced modeling approach for mask and wafer process simulation [J]. PHOTOMASK TECHNOLOGY 2010, 2010, 7823
- [8] The use of Silicon-versus-Layout verification (SiVL) in process control of wafer lithography and mask making metrology [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 1019 - 1025
- [9] THE PROCESS OF MAKING AND THE IMPORTANCE OF THE EKPO MASK [J]. ANTHROPOLOGICA, 1982, 24 (02) : 193 - 206
- [10] A FULLY DRIED MASK MAKING PROCESS [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1981, 128 (03) : C104 - C104