Application of a wafer development process to mask making

被引:7
|
作者
Lee, G [1 ]
Berger, C [1 ]
Bürgel, C [1 ]
Feicke, A [1 ]
Cantrell, R [1 ]
Tschinkl, M [1 ]
机构
[1] Adv Mask Technol Ctr GmbH & Co KG, D-01109 Dresden, Germany
关键词
photomask; LD nozzle; SH nozzle; develop; puddle process; CD uniformity; local loading; E-beam CAR;
D O I
10.1117/12.617104
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Recently, the design of integrated circuits has become more and more complicated due to higher circuit densities. In particular for logic applications, the design is no longer uniform but combines different kinds of circuits into one mask layout resulting in stringent criteria for both wafer and photomask manufacturing. Photomask CD uniformity control and defectivity are two key criteria in manufacturing today's high-end reticles, and they are both strongly impacted by the mask developing process. A new photomask develop tool (ACT-M) designed by Tokyo Electron Limited (TEL) has been installed at the Advanced Mask Technology Center (AMTC) in Dresden, Germany. This ACT-M develop tool is equipped with a standard NLD nozzle as well as an SH nozzle which are both widely used in wafer developing applications. The AMTC and TEL used the ACT-M develop tool to adapt wafer puddle develop technology to photomask manufacturing, in an attempt to capture the same optimum CD control enjoyed by the wafer industry. In this study we used the ACT-M develop tool to examine CD uniformity, local loading and defect control on P-CAR and N-CAR photomasks exposed with 50keV e-beam pattern generators. Results with both nozzle types are reported. CD uniformity, loading, and defectivity results were sufficient to meet 65-nm technology node requirements with these nozzles and tailored made develop recipes for photomask processing.
引用
收藏
页码:445 / 453
页数:9
相关论文
共 50 条
  • [11] PN and SOI wafer flow process for stencil mask fabrication
    Butschke, J
    Ehrmann, A
    Haugeneder, E
    Irmscher, M
    Käsmaier, R
    Kragler, K
    Letzkus, F
    Löschner, H
    Mathuni, J
    Rangelow, IW
    Reuter, C
    Shi, F
    Springer, R
    [J]. 15TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS '98, 1999, 3665 : 20 - 29
  • [12] Single mask wafer overcoat process using photodefinable polyimide
    Hall, S
    Schuckert, CC
    [J]. SOLID STATE TECHNOLOGY, 1999, 42 (10) : 95 - 96
  • [13] Mask absorber, mask tone, and wafer process impact on resist line-edge-roughness
    Ohtomi, Eisuke
    Philipsen, Vicky
    Welling, Ulrich
    Melvin III, Lawrence S.
    Takahata, Yosuke
    Tanaka, Yusuke
    De Simone, Danilo
    [J]. JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2023, 22 (04):
  • [14] Application of Mask Process Correction (MPC) to monitor and correct mask process drift
    Lin, Timothy
    Donnelly, Tom
    Russell, Gordon
    Jung, Sunwook
    Jeong, Jiyoung
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXV, PT 1 AND PT 2, 2011, 7971
  • [15] Stencil mask ion implantation technology for realistic approach to wafer process
    Tonari, Kazuhiko
    Nishihashi, Tsutomu
    Ishikawa, Michio
    Fujiyama, Junki
    [J]. ION IMPLANTATION TECHNOLOGY, 2006, 866 : 401 - +
  • [16] Combining Mask and OPC process verification for improved wafer patterning and yield
    Hamouda, Ayman
    Abdelghany, Hesham
    [J]. PHOTOMASK TECHNOLOGY 2016, 2016, 9985
  • [17] Aqueous based single wafer cleaning process development and integration into 65nm process flow using metal hard mask
    Lin, Miao-Chun
    Wang, Mei-Qi
    Weng, Cheng-Ming
    Chou, Chopin
    Liao, J. H.
    Tang, Jianshe
    Weng, Willey
    Lu, Wei
    Chen, Han-Wen
    Lee, John T. C.
    [J]. MATERIALS, TECHNOLOGY AND RELIABILITY OF LOW-K DIELECTRICS AND COPPER INTERCONNECTS, 2006, 914 : 287 - +
  • [18] SOS Wafer Cu Pillar Bumping Process Development for Flip Chip Package Application
    John, Zhiyuan Yang
    [J]. 2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 1 - 7
  • [19] Metrology limits of mask process development
    Nesladek, Pavel
    Wiswesser, Andreas
    Sass, Bjoern
    Richter, Jan
    [J]. PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XIII, PTS 1 AND 2, 2006, 6283
  • [20] Process development for EUV mask production
    Abe, Tsukasa
    Fujii, Akiko
    Sasaki, Shiho
    Mohri, Hiroshi
    Hayashi, Naoya
    Shoki, Tsutomu
    Yamada, Takeyuki
    Nozawa, Osamu
    Ohkubo, Ryo
    Ushida, Masao
    [J]. PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349