共 50 条
- [11] PN and SOI wafer flow process for stencil mask fabrication [J]. 15TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS '98, 1999, 3665 : 20 - 29
- [13] Mask absorber, mask tone, and wafer process impact on resist line-edge-roughness [J]. JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2023, 22 (04):
- [14] Application of Mask Process Correction (MPC) to monitor and correct mask process drift [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXV, PT 1 AND PT 2, 2011, 7971
- [15] Stencil mask ion implantation technology for realistic approach to wafer process [J]. ION IMPLANTATION TECHNOLOGY, 2006, 866 : 401 - +
- [16] Combining Mask and OPC process verification for improved wafer patterning and yield [J]. PHOTOMASK TECHNOLOGY 2016, 2016, 9985
- [17] Aqueous based single wafer cleaning process development and integration into 65nm process flow using metal hard mask [J]. MATERIALS, TECHNOLOGY AND RELIABILITY OF LOW-K DIELECTRICS AND COPPER INTERCONNECTS, 2006, 914 : 287 - +
- [18] SOS Wafer Cu Pillar Bumping Process Development for Flip Chip Package Application [J]. 2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 1 - 7
- [19] Metrology limits of mask process development [J]. PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XIII, PTS 1 AND 2, 2006, 6283
- [20] Process development for EUV mask production [J]. PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349