Nonvolatile Memory by All-Around-Gate Junctionless Transistor Composed of Silicon Nanowire on Bulk Substrate

被引:53
|
作者
Choi, Sung-Jin [1 ]
Moon, Dong-Il [1 ]
Kim, Sungho [1 ]
Ahn, Jae-Hyuk [1 ]
Lee, Jin-Seong [1 ]
Kim, Jee-Yeon [1 ]
Choi, Yang-Kyu [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea
关键词
All-around gate (AAG); Bosch process; bulk substrate; Flash memory; junctionless; junctionless field-effect transistor (FET); junctionless transistor; nanowire; silicon nanowire (SiNW); SONOS; ULTRA-HIGH DENSITY;
D O I
10.1109/LED.2011.2118734
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A junctionless transistor with a width of 10 nm and a length of 50 nm is demonstrated for the first time. A silicon nanowire (SiNW) channel is completely surrounded by a gate, and the SiNW is built onto the bulk substrate. The proposed junctionless transistor is applied to a Flash memory device composed of oxide/nitride/oxide gate dielectrics. Acceptable memory characteristics are achieved regarding the endurance, data retention, and dc performance of the device. It can be expected that the inherent advantages of the junctionless transistor can overcome the scaling limitations in Flash memory. Hence, the junctionless transistor is a strong candidate for the further scaling of NAND Flash memory below the 20-nm node.
引用
收藏
页码:602 / 604
页数:3
相关论文
共 50 条
  • [41] Design and Investigation of Silicon Gate-All-Around Junctionless Field-Effect Transistor Using a Step Thickness Gate Oxide
    Zhang, Wenlun
    Wang, Baokang
    IEICE TRANSACTIONS ON ELECTRONICS, 2021, E104C (08) : 379 - 385
  • [42] Performance Breakthrough in Gate-All-Around Nanowire n- and p-Type MOSFETs Fabricated on Bulk Silicon Substrate
    Song, Yi
    Xu, Qiuxia
    Luo, Jun
    Zhou, Huajie
    Niu, Jiebin
    Liang, Qingqing
    Zhao, Chao
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1885 - 1890
  • [43] Reliability Improvement of Gate-All-Around Junctionless SONOS Memory by Joule Heat From Inherent Nanowire Current
    Lee, Jung-Woo
    Han, Joon-Kyu
    Kim, Myung-Su
    Yu, Ji-Man
    Jung, Jin-Woo
    Yun, Seong-Yun
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6133 - 6138
  • [44] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    V. Bharath Sreenivasulu
    Vadthiya Narendar
    Silicon, 2022, 14 : 7461 - 7471
  • [45] Trans-capacitance modeling in junctionless gate-all-around nanowire FETs
    Jazaeri, Farzan
    Barbut, Lucian
    Sallese, Jean-Michel
    SOLID-STATE ELECTRONICS, 2014, 96 : 34 - 37
  • [46] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    SILICON, 2022, 14 (13) : 7461 - 7471
  • [47] Scale Length Determination of Gate All Around (Octagonal Cross Section) Junctionless Transistor
    Sarma, Kaushik Chandra Deva
    Sharma, Santanu
    2015 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, COMPUTER NETWORKS & AUTOMATED VERIFICATION (EDCAV), 2015, : 1 - 5
  • [48] Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels
    Su, Chun-Jung
    Tsai, Tzu-I
    Liou, Yu-Ling
    Lin, Zer-Ming
    Lin, Horng-Chih
    Chao, Tien-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 521 - 523
  • [49] Sensitivity Investigation of Gate-All-Around Junctionless Transistor for Hydrogen Gas Detection
    Pratap, Yogesh
    Kumar, Manoj
    Gupta, Mridula
    Haldar, Subhasis
    Gupta, R. S.
    Deswal, S. S.
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [50] Optimization of Gate all-around Junctionless Transistor Using Response Surface Methodology
    R. Ramesh
    Adhithan Pon
    P. Dinesh Babu
    Santhia Carmel
    Arkaprava Bhattacharyya
    Silicon, 2022, 14 : 2499 - 2508