Numerical simulation on novel FinFETs: asymmetric poly-silicon gate FinFETs and TiN gate FinFETs

被引:0
|
作者
Kim, Han-Geon [1 ]
Won, Taeyoung [1 ]
机构
[1] Inha Univ, Dept Elect Engn, Inchon 420751, South Korea
关键词
CMOS integrated circuits; FinFET; Quantum mechanical; Short channel effect;
D O I
10.1007/s10825-008-0208-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report our numerical study on the device performance of an asymmetric poly-silicon gate FinFET and FinFET with TiN metal gate structure. Our numerical simulation revealed that the asymmetric poly-silicon FinFET structure and TiN gate FinFET structures exhibit superior V-T tolerance over the conventional FinFET structure with respect to the variation of fin thickness. For instance, the V-T tolerance of the asymmetric poly-Si FinFET were 0.02 V while TiN gate FinFET exhibited 0.015 V tolerance for the variation of the fin thickness of 5 nm (from 30 to 35 nm) while the conventional FinFET demonstrates 0.12 V fluctuation for the same variation of the fin thickness. Our numerical simulation further revealed that the threshold voltage (V-T) can be controlled within the range of -0.1 similar to +0.5 V through varying the doping concentration of the asymmetric poly-silicon gate region from 1.0x10(18) to 1.0x10(20) cm(-3).
引用
收藏
页码:132 / 137
页数:6
相关论文
共 50 条
  • [31] A New Analytic Model for Double Gate FinFETs Parasitic Resistance
    Pereira, A. S. N.
    Giacomini, R.
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2012, 2012, 49 (01): : 127 - 134
  • [32] Body effects in tri-gate bulk FinFETs for DTMOS
    Han, Jin-Woo
    Lee, Choong-Ho
    Park, Donggun
    Choi, Yang-Kyu
    IEEE NMDC 2006: IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE 2006, PROCEEDINGS, 2006, : 208 - +
  • [33] Effect of Gate Structure on the Trapping Behavior of GaN Junctionless FinFETs
    Im, Ki-Sik
    An, Sung Jin
    Theodorou, Christoforos G.
    Ghibaudo, Gerard
    Cristoloveanu, Sorin
    Lee, Jung-Hee
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (06) : 832 - 835
  • [34] Molybdenum gate technology for ultrathin-body MOSFETs and FinFETs
    Ha, D
    Takeuchi, H
    Choi, YK
    King, TJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (12) : 1989 - 1996
  • [35] SUPPRESSION OF CORNER EFFECTS IN TRIPLE-GATE BULK FINFETS
    Poljak, Mirko
    Jovanovic, Vladimir
    Suligoj, Tomislav
    EUROCON 2009: INTERNATIONAL IEEE CONFERENCE DEVOTED TO THE 150 ANNIVERSARY OF ALEXANDER S. POPOV, VOLS 1- 4, PROCEEDINGS, 2009, : 1219 - +
  • [36] Cointegration of high-performance tied-gate three-terminal FinFETs and variable threshold-voltage independent-gate four-terminal FinFETs with asymmetric gate-oxide thicknesses
    Liu, Yongxun
    Matsukawa, Takashi
    Endo, Kazuhiko
    Masahara, Meishoku
    O'uchi, Shin-ichi
    Ishii, Kenichi
    Yamauchi, Hiromi
    Tsukada, Junichi
    Ishikawa, Yuki
    Suzuki, Eiichi
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (06) : 517 - 519
  • [37] Influence of Temperature on the Operation of Strained Triple-Gate FinFETs
    Pavanello, M. A.
    Martino, J. A.
    Simoen, E.
    Rooyackers, R.
    Collaert, N.
    Claeys, C.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 55 - +
  • [38] Influence of Proton Irradiation in Bulk and DTMOS Triple Gate FinFETs
    Andrade, M. G. C.
    Martino, J. A.
    Aoulaiche, M.
    Collaert, N.
    Mercha, A.
    Simoen, E.
    Claeys, C.
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2011, 2011, 39 (01): : 247 - 254
  • [39] Bulk inversion in FinFETs and the implied insignificance of the effective gate width
    Kim, SH
    Fossum, JG
    Trivedi, VP
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 145 - 147
  • [40] A Compact DC Model for Dual-Independent-Gate FinFETs
    Hasan, Mehdi
    Gaillardon, Pierre-Emmanuel
    Sensale-Rodriguez, Berardi
    2016 74TH ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2016,