Numerical simulation on novel FinFETs: asymmetric poly-silicon gate FinFETs and TiN gate FinFETs

被引:0
|
作者
Kim, Han-Geon [1 ]
Won, Taeyoung [1 ]
机构
[1] Inha Univ, Dept Elect Engn, Inchon 420751, South Korea
关键词
CMOS integrated circuits; FinFET; Quantum mechanical; Short channel effect;
D O I
10.1007/s10825-008-0208-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report our numerical study on the device performance of an asymmetric poly-silicon gate FinFET and FinFET with TiN metal gate structure. Our numerical simulation revealed that the asymmetric poly-silicon FinFET structure and TiN gate FinFET structures exhibit superior V-T tolerance over the conventional FinFET structure with respect to the variation of fin thickness. For instance, the V-T tolerance of the asymmetric poly-Si FinFET were 0.02 V while TiN gate FinFET exhibited 0.015 V tolerance for the variation of the fin thickness of 5 nm (from 30 to 35 nm) while the conventional FinFET demonstrates 0.12 V fluctuation for the same variation of the fin thickness. Our numerical simulation further revealed that the threshold voltage (V-T) can be controlled within the range of -0.1 similar to +0.5 V through varying the doping concentration of the asymmetric poly-silicon gate region from 1.0x10(18) to 1.0x10(20) cm(-3).
引用
收藏
页码:132 / 137
页数:6
相关论文
共 50 条
  • [41] Bulk inversion in FinFETs and implied insights on effective gate width
    Kim, SH
    Fossum, JG
    Trivedi, VP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (09) : 1993 - 1997
  • [42] Optimizations of negative capacitance independent dual-gate FinFETs
    Bai, Wenjing
    Hu, Jianping
    Yang, Tingfeng
    2018 IEEE 18TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2018,
  • [43] Device design considerations for nanoscale double and triple gate FinFETs
    Kranti, A
    Armstrong, GA
    2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2005, : 96 - 98
  • [44] Analytical Compact Modeling of Nanoscale Triple-Gate FinFETs
    Fasarakis, N.
    Tsormpatzoglou, A.
    Tassis, D. H.
    Pappas, I.
    Papathanasiou, K.
    Dimitriadis, C. A.
    2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 72 - 75
  • [45] Variability Analysis - Prediction Method for Nanoscale Triple Gate FinFETs
    Tassis, D.
    Messaris, I.
    Fasarakis, N.
    Nikolaidis, S.
    Ghibaudo, G.
    Dimitriadis, C.
    2014 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS PROCEEDINGS - MIEL 2014, 2014, : 99 - 102
  • [46] Gate-Induced Drain Leakage in Negative Capacitance FinFETs
    Gaidhane, Amol D.
    Pahwa, Girish
    Verma, Amit
    Chauhan, Yogesh Singh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) : 802 - 809
  • [47] Bias Temperature Instability Investigation of Double-gate FinFETs
    Young, C. D.
    Neugroschel, A.
    Majumdar, K.
    Wang, Z.
    Matthews, K.
    Hobbs, C.
    2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 70 - 73
  • [48] Variability of nanoscale triple gate FinFETs Prediction and analysis method
    Tassis, D.
    Messaris, I.
    Fasarakis, N.
    Tsormpatzoglou, A.
    Nikolaidis, S.
    Dimitriadis, C.
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 710 - 713
  • [49] Enhanced coupling effects in vertical double-gate FinFETs
    Chang, Sung-Jae
    Bawedin, Maryline
    Guo, Yufeng
    Liu, Fanyu
    Akarvardar, Kerem
    Lee, Jong-Hyun
    Lee, Jung-Hee
    Ionica, Irina
    Cristoloveanu, Sorin
    SOLID-STATE ELECTRONICS, 2014, 97 : 88 - 98
  • [50] Electrical Characterization and Reliability Assessment of Double-gate FinFETs
    Young, C. D.
    Akarvardar, K.
    Matthews, K.
    Baykan, M. O.
    Pater, J.
    Ok, I.
    Ngai, T.
    Ang, K-W.
    Minakais, M.
    Bersuker, G.
    Deora, S.
    Hobbs, C.
    Kirsch, P.
    Jammy, R.
    DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04): : 201 - 206