Numerical simulation on novel FinFETs: asymmetric poly-silicon gate FinFETs and TiN gate FinFETs

被引:0
|
作者
Kim, Han-Geon [1 ]
Won, Taeyoung [1 ]
机构
[1] Inha Univ, Dept Elect Engn, Inchon 420751, South Korea
关键词
CMOS integrated circuits; FinFET; Quantum mechanical; Short channel effect;
D O I
10.1007/s10825-008-0208-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report our numerical study on the device performance of an asymmetric poly-silicon gate FinFET and FinFET with TiN metal gate structure. Our numerical simulation revealed that the asymmetric poly-silicon FinFET structure and TiN gate FinFET structures exhibit superior V-T tolerance over the conventional FinFET structure with respect to the variation of fin thickness. For instance, the V-T tolerance of the asymmetric poly-Si FinFET were 0.02 V while TiN gate FinFET exhibited 0.015 V tolerance for the variation of the fin thickness of 5 nm (from 30 to 35 nm) while the conventional FinFET demonstrates 0.12 V fluctuation for the same variation of the fin thickness. Our numerical simulation further revealed that the threshold voltage (V-T) can be controlled within the range of -0.1 similar to +0.5 V through varying the doping concentration of the asymmetric poly-silicon gate region from 1.0x10(18) to 1.0x10(20) cm(-3).
引用
收藏
页码:132 / 137
页数:6
相关论文
共 50 条
  • [21] Analysis and Simulation of Negative Capacitance Independent Multi-Gate FinFETs*
    Yang, Tingfeng
    Hu, Jianping
    Bai, Wenjing
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [22] Comparison of Double-Gate MOSFETs and FinFETs with Monte Carlo Simulation
    Gulzar A. Kathawala
    Mohamed Mohamed
    Umberto Ravaioli
    Journal of Computational Electronics, 2003, 2 : 85 - 89
  • [23] Comparison of Double-Gate MOSFETs and FinFETs with Monte Carlo Simulation
    Kathawala, Gulzar A.
    Mohamed, Mohamed
    Ravaioli, Umberto
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2003, 2 (2-4) : 85 - 89
  • [24] Gate-Level Modeling for CMOS Circuit Simulation with Ultimate FinFETs
    Chevillon, Nicolas
    Madec, Morgan
    Lallement, Christophe
    PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 22 - 29
  • [25] Modeling and Analysis of Parasitic Resistance in Double Gate FinFETs
    Tekleab, D.
    Zeitzoff, P.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 51 - 52
  • [26] The Impact of the Three-Dimensional Gate on the Trigate FinFETs
    Chung, Steve S.
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [27] CMOS Logic Design with Independent-gate FinFETs
    Muttreja, Anish
    Agarwal, Niket
    Jha, Niraj K.
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 561 - 568
  • [28] Nanoscale FinFETs with gate-source/drain underlap
    Trivedi, V
    Fossum, JG
    Chowdhury, MM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (01) : 56 - 62
  • [29] Electrical characterization and design optimization of FinFETs with a TiN/HfO2 gate stack
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    Mouis, M.
    Ghibaudo, G.
    Collaert, N.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (12)
  • [30] Exploration of effects of gate underlap in HOI FinFETs at 10 nm gate length
    Datta, Parabi
    Nanda, Swagat
    Dhar, Rudra Sankar
    PHYSICA SCRIPTA, 2023, 98 (07)