A 32 kb Macro with 8T Soft Error Robust, SRAM Cell in 65-nm CMOS

被引：25

作者：

Shah, Jaspal Singh ^{[1
]}

Nairn, David ^{[2
]}

Sachdev, Manoj ^{[2
]}

机构：

[1] Univ Waterloo, Waterloo, ON N2L 3G1, Canada

[2] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2015年 / 62卷 / 03期

关键词：

Hardened by design (HBD); single-event upset (SEU); soft-error rate (SER); soft-error robust; SRAM; DESIGN; UPSETS;

D O I：

10.1109/TNS.2015.2429589

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 32-kb macro containing an eight-transistor soft error robust SRAM cell with differential read and write capabilities is presented. The 8T cell does not have dedicated access transistors, and its quad-latch configuration stores data on four interlocked storage nodes. The macro was designed in a 65-nm CMOS process. The cell demonstrates excellent read data stability down to 0.55 V and is well suited for low-voltage, low-power applications. Neutron radiation testing on the macro exhibits at least 15x improvement in Failure in Time (FIT) rate compared with the conventional 6T SRAM cell in 65-nm CMOS technology.

引用

页码：1367 / 1374

页数：8

共 50 条

[1] A Soft Error Robust 32kb SRAM Macro Featuring Access Transistor-Less 8T Cell in 65-nm
Shah, Jaspal Singh
Nairn, David
Sachdev, Manoj
2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 275 - 278
[2] A 65-nm 8T SRAM Compute-in-Memory Macro With Column ADCs for Processing Neural Networks
Yu, Chengshuo
Yoo, Taegeun
Chai, Kevin Tshun Chuan
Kim, Tony Tae-Hyoung
Kim, Bongjin
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (11) : 3466 - 3476
[3] A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy
Verma, Naveen
Chandrakasan, Anantha P.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (01) : 141 - 149
[4] A 64 kb Multi-Threshold SRAM Array With Novel Differential 8T Bitcell in 32 nm SOI CMOS Technology
Ataei, Samira
Stine, James E.
2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
[5] An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS
Anh-Tuan, Do
Low, Jeremy Yung Shern
Low, Joshua Yung Lih
Kong, Zhi-Hui
Tan, Xiaoliang
Yeo, Kiat-Seng
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (06) : 1252 - 1263
[6] A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
Torrens, Gabriel
Alorda, Bartomeu
Carmona, Cristian
Malagon-Perianez, Daniel
Segura, Jaume
Bota, Sebastia
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2019, 7 (03) : 447 - 455
[7] A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS
Sinangil, Mahmut E.
Verma, Naveen
Chandrakasan, Anantha P.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) : 3163 - 3173
[8] Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
Malagon, Daniel
Torrens, Gabriel
Segura, Jaume
Bota, Sebastia A.
MICROELECTRONICS RELIABILITY, 2020, 110 (110)
[9] A New Sub-300mV 8T SRAM Cell Design in 90nm CMOS
Pasandi, Ghasem
Fakhraie, Sied Mehdi
2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 39 - 44
[10] Design and Analysis of 8T SRAM with Assist Schemes (UDVS) In 45nm CMOS
Chokkakula, Ganesh
Reddy, Satish N.
Devendra, Bhumarapu
Kumar, Satheesh S.
PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,

← 1 2 3 4 5 →