High-Performance 90-nm Dual-Gate nMOSFETs With Field-Plate Technology

被引:1
|
作者
Fu, Jeffrey S. [1 ]
Chiu, Hsien-Chin [1 ]
Ke, Po-Yu [1 ]
Chen, Ting-Huei [1 ]
Feng, Wu-Shiung [1 ]
机构
[1] Chang Gung Univ, Dept Elect Engn, Kwei Shan 333, Taiwan
关键词
Dual gate; field plate (FP); f(MAX); low-frequency noise; power density; 90-nm nMOS; NOISE; TRANSISTORS;
D O I
10.1109/LED.2010.2102738
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, high-performance 90-nm dual-gate nMOSFETs with field-plate (FP) metal were demonstrated for high-power and low-frequency noise device applications. The proposed dual-gate nMOSFETs with FP metals had a higher maximum oscillation frequency (f(MAX)), a lower noise power spectral density, and a higher output power (P(out)) than traditional dual-gate architecture. These improvements were obtained because two extra FP-induced depletion regions were present, and the total electrical field was suppressed, yielding high output resistance and higher output power. These FP-induced depletion regions also pushed the carriers into deeper channels and reduced the number of opportunities for carriers to be trapped by surface states between gate and drain terminals. Based on the dependence of the normalized noise power spectral density (SID/I(D)(2)) on the gate voltage, the FP dual gate had a low noise power spectral density and a low range of Hooge factors at high current.
引用
收藏
页码:291 / 293
页数:3
相关论文
共 50 条
  • [31] A dual-gate and Γ-type field plate GaN base E-HEMT with high breakdown voltage on simulation investigation
    Li, Jialin
    Yin, Yian
    Zeng, Ni
    Liao, Fengbo
    Lian, Mengxiao
    Zhang, Xichen
    Zhang, Keming
    Zhang, Yong
    Li, Jingbo
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (09)
  • [32] INGAAS SINGLE-GATE AND DUAL-GATE HIGH-SPEED FETS - PREPARATION AND PERFORMANCE
    STEINER, K
    NTIKBASANIS, K
    SEILER, U
    HEIME, K
    KUPHAL, E
    JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 205 - 208
  • [33] Optimizing Schottky S/D offset for 25-nm dual-gate CMOS performance
    Connelly, D
    Faulkner, C
    Grupp, DE
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (06) : 411 - 413
  • [34] High performance dual-gate SiGe MOSFET for radio-frequency applications
    Adhikari, Manoj Singh
    Patel, Raju
    Singh, Yashvir
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 110
  • [35] A high performance of dual-gate TFTs with triple floating N+ channel
    Park, Hyung-Seok
    Lee, Dae Yeon
    Jung, Min-Chul
    Hong, Seung-Woo
    Sung, Man Young
    Kang, Ey Goo
    Rhie, Dong-Hee
    PROCEEDINGS OF THE TWENTY-FIFTH INTERNATIONAL DISPLAY RESEARCH CONFERENCE - EURODISPLAY 2005, 2005, : 448 - 451
  • [36] A Novel design of a high speed hysteresis-based comparator in 90-nm CMOS technology
    Nanda, Satyabrata
    Panda, Avipsa S.
    Moganti, G. L. K.
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 388 - 391
  • [37] Dual-gate field effect transistor based on ZnO nanowire with high-K gate dielectrics
    Yao, Zongni
    Sun, Weijie
    Li, Wuxia
    Yang, Haifang
    Li, Junjie
    Gu, Changzhi
    MICROELECTRONIC ENGINEERING, 2012, 98 : 343 - 346
  • [38] Design and analysis of dual-gate misalignment on the performance of dopingless tunnel field effect transistor
    Deep Shekhar
    Ashish Raman
    Applied Physics A, 2020, 126
  • [39] The impact of mobility enhanced technology on device performance and reliability for sub-90nm SOI nMOSFETs
    Yeh, Wen-Kuan
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2077 - 2080
  • [40] Design and analysis of dual-gate misalignment on the performance of dopingless tunnel field effect transistor
    Shekhar, Deep
    Raman, Ashish
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (06):