A Novel design of a high speed hysteresis-based comparator in 90-nm CMOS technology

被引：0
|
作者：
Nanda, Satyabrata [1 ]
Panda, Avipsa S. [2 ]
Moganti, G. L. K. [3 ]
机构：
[1] Pune Inst Aviat Technol, Dept Avionics, Pune, Maharashtra, India
[2] Trident Acad Technol, Dept Elect & Telecommun Engn, Bhubaneswar, Odisha, India
[3] KIIT Univ, Sch Elect Engn, Bhubaneswar, Odisha, India
来源：
2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP) | 2015年
关键词：
comparator; noisy output; analog-to-digital conversion; hysteresis; noisy comparator;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Analog-to-digital circuit converts an analog signal having continuous-time and continuous-amplitude to a discrete time and discrete-amplitude digital signal. A comparator is a vital block in any analog-to-digital circuit. The comparators play a crucial part in the analog to digital conversion. This paper puts forth the design of hysteresis comparator in 90-nm CMOS technology. The proposed comparator reduces the occurrence of noisy output and has high speed, in comparison to the conventional comparator. The circuit design and analysis has been done using Cadence.
引用
收藏
页码：388 / 391
页数：4
相关论文
共 50 条
  • [1] Design of Conventional three-stage CMOS comparator in 90-nm CMOS Technology and comparative analysis with its counterparts
    Nanda, Satyabrata
    Panda, Avipsa S.
    2015 INTERNATIONAL CONFERENCE ON SMART SENSORS AND SYSTEMS (IC-SSS 2015), 2015,
  • [2] Design of a high speed comparator in 90-nm CM offset and low area latch -based OS technology having low voltage
    Nanda, Satyabrata
    Panda, Avipsa S.
    Moganti, G. L. K.
    2015 INTERNATIONAL CONFERENCE ON ENERGY SYSTEMS AND APPLICATIONS, 2015, : 628 - 631
  • [3] Reduced comparator high speed low power ADC using 90 nm CMOS technology
    Manish Goswami
    Dharmendra Mani Varma
    B. R. Saloni
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 267 - 278
  • [4] Reduced comparator high speed low power ADC using 90 nm CMOS technology
    Goswami, Manish
    Varma, Dharmendra Mani
    Saloni
    Singh, B. R.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 267 - 278
  • [5] A High Speed Power Efficient Dynamic Comparator Designed in 90nm CMOS Technology
    Sharma, Vijay Kr.
    Sharma, Gaurav Kr.
    Kumar, Divesh
    2015 COMMUNICATION, CONTROL AND INTELLIGENT SYSTEMS (CCIS), 2015, : 368 - 371
  • [6] Design of a Quadrature Clock Conditioning Circuit in 90-nm CMOS Technology
    Zaki, Tarek
    Ferenci, Damir
    Groezing, Markus
    Berroth, Manfred
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 425 - 428
  • [7] High Frequency Unity Gain Buffer in 90-nm CMOS Technology
    Li, Shuo
    Zhang, Xiaomeng
    Ren, Saiyu
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (07)
  • [8] High Turn Ratio and High Coupling Coefficient Transformer in 90-nm CMOS Technology
    Hsu, Heng-Ming
    Chen, Kun-Yu
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (05) : 535 - 537
  • [9] Design of High Speed Dynamic Comparator in 28nm CMOS
    Cao, Yuan
    Zhang, Chunming
    CONFERENCE PROCEEDINGS OF 2018 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2018), 2018, : 1 - 4
  • [10] A 8GHz Differential Comparator for Ultra High Speed ADC in 90nm CMOS Technology
    Zhu Zhongying
    Hong Hui
    Li Shiliang
    APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY, 2014, 513-517 : 4572 - 4575
12345