共 50 条
- [42] Experimental Demonstration of Capacitor-Coupled Resonant Tunneling Logic Gates for Ultra-Short Gate-Delay Operation Tanaka, T., 1600, Japan Society of Applied Physics (42):
- [43] An Analytical Gate Delay Variability Model for Low-Power and Low-Voltage Applications 2022 36TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY (SBMICRO 2022), 2022,
- [44] Measurement of Gate Delay in Armchair Graphene Nanoribbon Considering Degenerate Regime 2014 1ST INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT 2014), 2014,
- [45] Measurement of Gate Delay in Armchair Graphene Nanoribbon Considering Degeneracy Factors 2014 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2014,
- [46] Experimental demonstration of capacitor-coupled resonant tunneling logic gates for ultra-short gate-delay operation JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (11): : 6766 - 6771
- [47] A CONCISE AND PRECISE MODEL OF THE GATE DELAY FOR EDA SIMULATION 2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
- [48] A model of CMOS gate delay and projection of future trend 1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 436 - 439
- [49] A gate delay model focusing on current fluctuation over wide-range of process and environmental variability IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 215 - +