Enhanced TED: A new data structure for RTL verification

被引：1

作者：

Lotfi-Kamran, P. ^{[1
]}

Massoumi, M. ^{[1
]}

Mirzaei, M. ^{[2
]}

Navabi, Z. ^{[1
]}

机构：

[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 14174, Iran

[2] Sharif Univ Technol, Sch Elect Engn, Tehran, Iran

来源：

21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/VLSI.2008.108

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This work provides a canonical representation for manipulation of RTL designs. Work has already been done on a canonical and graph-based representation called Taylor Expansion Diagram (TED). Although TED can effectively be used to represent arithmetic expressions at the word-level, it is not memory efficient in representing bit-level logic expressions. In addition, TED cannot represent Boolean expressions at the word-level (vector-level). In this paper, we present modifications to TED that will improve its ability for bit-level logic representation while enhancing its robustness to represent word-level Boolean expressions. It will be shown that for bit-level logic expressions, the Enhanced TED (ETED) performs the same as the BDD representation.

引用

页码：481 / +

页数：2

共 50 条

[31] A methodology to take credit for high-level verification during RTL verification
Frederic Doucet
Robert Kurshan
Formal Methods in System Design, 2017, 51 : 395 - 418
[32] A methodology to take credit for high-level verification during RTL verification
Doucet, Frederic
Kurshan, Robert
FORMAL METHODS IN SYSTEM DESIGN, 2017, 51 (02) : 395 - 418
[33] Common reusable verification environment for BCA and RTL models
Falconeri, G
Naifer, W
Romdhane, N
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2005, : 272 - 277
[34] Design for verification in system-level models and RTL
Mathur, Anmol
Krishnaswamy, Venkat
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 193 - 198
[35] Project verification and construction of superchip tests at the RTL level
Zolotorevich, L. A.
AUTOMATION AND REMOTE CONTROL, 2013, 74 (01) : 113 - 122
[36] RTL functional verification using excitation and observation coverage
Min, B
Choi, G
SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2001, : 58 - 63
[37] Verilog transformation for an RTL SAT solver in formal verification
Yang, Xiaoqing
Bian, Jinian
Deng, Shujun
Zhao, Yanni
2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1339 - +
[38] Verification methodologies in a TLM-to-RTL design flow
Kasuya, Atsushi
Tesfaye, Tesh
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 199 - +
[39] AutoSVA: Democratizing Formal Verification of RTL Module Interactions
Orenes-Vera, Marcelo
Manocha, Aninda
Wentzlaff, David
Martonosi, Margaret
2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 535 - 540
[40] Reference model based RTL verification: An integrated approach
Hung, WNN
Narasimhan, N
NINTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2004, : 9 - 13

← 1 2 3 4 5 →