Reconfigurable threshold logic gates with nanoscale DG-MOSFETs

被引:2
|
作者
Kaya, Savas [1 ]
Harned, Hesham F. A.
Ting, Darwin T.
Creech, Gregory
机构
[1] Ohio Univ, Rush Coll Engn & Technol, Sch Elect Engn & Comp Sci, Athens, OH 45701 USA
[2] WPAFB, Air Force Res Lab Dayton, Sensors Directorate, Wright Patterson AFB, OH 45433 USA
关键词
threshold logic; double-gate MOSFETs; SOI; reconfigurable logic systems;
D O I
10.1016/j.sse.2007.08.011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The benefits in using double-gate (DG) MOSFETs as components of threshold logic gates (TLG) have been analyzed for the first time. A novel, variable-weight DG-TLG has also been proposed, which can greatly widen the range of reconfigurable functions accessible to users. Both fixed and variable-weight DG-TLG circuits operate correctly at a low supply voltage of 1.0 V, and outperform the conventional CMOS equivalents in terms of the most important metrics such as power, speed and area. It is found that variable-weight DG-TLG circuits with analog weight and threshold control have attractive features such as expanded TLG functionality, reduced transistor count, low programming voltages and power-scaling capability, particularly for circuits with four or fewer inputs. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1301 / 1307
页数:7
相关论文
共 50 条
  • [1] LC Oscillators in Nanoscale DG-MOSFETs
    Laha, Soumyasanta
    Kaya, Savas
    Kodi, Avinash
    Matolak, David
    2014 IEEE 15TH ANNUAL WIRELESS AND MICROWAVE TECHNOLOGY CONFERENCE (WAMICON), 2014,
  • [2] Improved reconfigurability and noise margins in threshold logic gates via back-gate biasing in DG-MOSFETs
    Savas Kaya
    Darwin T. Ting
    Hesham F. A. Hamed
    Analog Integrated Circuits and Signal Processing, 2011, 68 : 101 - 109
  • [3] Improved reconfigurability and noise margins in threshold logic gates via back-gate biasing in DG-MOSFETs
    Kaya, Savas
    Ting, Darwin T.
    Hamed, Hesham F. A.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 68 (01) : 101 - 109
  • [4] On Tunable Compact Analog Circuits with Nanoscale DG-MOSFETs
    Kaya, Savas
    Hamed, Hesham F. A.
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 189 - 192
  • [5] Direct determination of threshold condition in DG-MOSFETs from the gm/ID curve
    Araujo Cunha, Ana Isabela
    Pavanello, Marcelo Antonio
    Trevisoli, Renan Doria
    Galup-Montoro, Carlos
    Schneider, Marcio Cherem
    SOLID-STATE ELECTRONICS, 2011, 56 (01) : 89 - 94
  • [6] Optimization of RF linearity in DG-MOSFETs
    Kaya, S
    Ma, W
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 308 - 310
  • [7] A Novel Voltage-Controlled Ring Oscillator Based on Nanoscale DG-MOSFETs
    Kaya, Savas
    Kulkarni, Anish
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 417 - 420
  • [8] Rectennas design using DG-MOSFETs
    Rodriguez, Raul
    Gonzalez, B.
    Garcia, J.
    Marrero-Martin, M.
    Hernandez, A.
    VLSI CIRCUITS AND SYSTEMS VI, 2013, 8764
  • [9] Reconfigurable arithmetic logic unit designed with threshold logic gates
    Medina-Santiago, A.
    Alfredo Reyes-Barranca, Mario
    Algredo-Badillo, Ignacio
    Martinez Cruz, Alfonso
    Ramirez Gutierrez, Kelsey Alejandra
    Eleazar Cortes-Barron, Adrian
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (01) : 21 - 30
  • [10] Modeling of threshold voltage and subthreshold slope of nanoscale DG MOSFETs
    Bhattacherjee, Swagata
    Biswas, Abhijit
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (01)