Electrochemical investigations for copper electrodeposition of through-silicon via

被引:51
|
作者
Tsai, Tzu-Hsuan [1 ]
Huang, Jui-Hsiung [1 ]
机构
[1] Natl Taipei Univ Technol, Dept Mat & Mineral Resources Engn, Taipei 10608, Taiwan
关键词
Copper; Electrodeposition; Through-silicon via; Impedance; Polarization; HIGH-ASPECT-RATIO;
D O I
10.1016/j.mee.2010.10.018
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study uses electrochemical techniques with a rotating disk electrode (RDE) to investigate the effects of Cu2+ concentration and additives on electrodeposition of through-silicon vias (TSV). The plating bath with both PEG and SPS has an obvious suppression effect on Cu-RDE with a thin boundary layer from -350 to -634 mV (vs. Hg/Hg2SO4) and a wide potential range for the via-filling operation. The impedance and potentiodynamic scans show the adsorption of small molecule SPS is more stable than PEG, and the effect of PEG or SPS depends on the thickness of boundary layer obviously only in Tafel region. This study obtained high filling powers in both deep and shallow vias using the plating bath of 50 g/L Cu2+, and TSV filling in wafer-segment scale, with 20 mu m via diameter and 100 mu m via depth, verifies the performance predicted by the electrochemical techniques. (C) 2010 Elsevier B.V. All rights reserved.
引用
收藏
页码:195 / 199
页数:5
相关论文
共 50 条
  • [41] Study on copper protrusion of through-silicon via in a 3-D integrated circuit
    Song, Ming
    Wei, Zhiquan
    Wang, Bingying
    Chen, Liu
    Chen, Li
    Szpunar, Jerzy A.
    MATERIALS SCIENCE AND ENGINEERING A-STRUCTURAL MATERIALS PROPERTIES MICROSTRUCTURE AND PROCESSING, 2019, 755 : 66 - 74
  • [42] RETRACTION: Retraction: Copper Electrodeposition in Through-Silicon Via under Galvanostatic Condition (Retraction of Vol 163, Pg D694, 2016)
    Luo, Wei
    Chen, Zhipeng
    Zhang, Junhong
    Zhu, Ying
    Gao, Liming
    Li, Ming
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2017, 164 (02) : X2 - X2
  • [43] Pretreatment to assure the copper filling in through-silicon vias
    Wei Luo
    Junhong Zhang
    Yi Li
    Liming Gao
    Ming Li
    Journal of Materials Science: Materials in Electronics, 2016, 27 : 7460 - 7466
  • [44] Reliable Via-Middle Copper Through-Silicon Via Technology for 3-D Integration
    Beyne, Eric
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 985 - 994
  • [45] Pretreatment to assure the copper filling in through-silicon vias
    Luo, Wei
    Zhang, Junhong
    Li, Yi
    Gao, Liming
    Li, Ming
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2016, 27 (07) : 7460 - 7466
  • [46] Parameters determination for modelling of copper electrodeposition in through-silicon-via with additives
    Wang, Yan
    Deng, Xin
    Ren, Xinyu
    Li, Xiang
    Wang, Fuliang
    Zhu, Wenhui
    MICROELECTRONIC ENGINEERING, 2018, 196 : 25 - 31
  • [47] THROUGH-SILICON VIA ARRAYS MANUFACTURED BY PHOTO ASSISTED ELECTROCHEMICAL ETCHING AND COPPER ELECTROPLATING UNDER SC-CO2 ENVIRONMENT
    Chuang, Ho-Chiao
    Yang, Hsi-Min
    Wu, Cheng-Hsiang
    Sanchez, Jorge
    Shyu, Jenq-Huey
    2017 19TH INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS (TRANSDUCERS), 2017, : 1269 - 1272
  • [48] Copper Electrochemical Deposition in Macroporous Silicon Arrays for Through Silicon Via Applications
    Defforge, T.
    Coudron, L.
    Gautier, G.
    Grimal, V.
    Ventura, L.
    Van, F. Tran
    2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,
  • [49] Lower Protrusion of a Copper-Nickel Alloy in a Through-Silicon via and Its Numerical Simulation
    Jung, Hoon Sun
    Jang, Young-Joo
    Choa, Sung-Hoon
    Jung, Jae Pil
    MATERIALS TRANSACTIONS, 2015, 56 (12) : 2034 - 2041
  • [50] 3-D through-silicon via technology
    Vardaman, E. Jan
    Electronic Device Failure Analysis, 2008, 10 (04): : 30 - 32