共 50 条
- [25] Thermal Stability of Copper Through-Silicon Via Barriers during IC Processing 2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,
- [26] Direct Copper Electrodeposition on a Chemical Vapor-Deposited Ruthenium Seed Layer for Through-Silicon Vias 2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
- [27] Influence of Leveler Concentration on Copper Electrodeposition for Through Silicon Via Filling 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 780 - +
- [28] Through silicon via copper electrodeposition for 3D integration 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 577 - +
- [29] Effect of Pretreatment on Copper Filling of High Aspect Ratio Through-Silicon Via (TSV) 2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 672 - 675
- [30] Through-Silicon Via (TSV) Depletion Effect 2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 101 - 104