Electrochemical investigations for copper electrodeposition of through-silicon via

被引:51
|
作者
Tsai, Tzu-Hsuan [1 ]
Huang, Jui-Hsiung [1 ]
机构
[1] Natl Taipei Univ Technol, Dept Mat & Mineral Resources Engn, Taipei 10608, Taiwan
关键词
Copper; Electrodeposition; Through-silicon via; Impedance; Polarization; HIGH-ASPECT-RATIO;
D O I
10.1016/j.mee.2010.10.018
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study uses electrochemical techniques with a rotating disk electrode (RDE) to investigate the effects of Cu2+ concentration and additives on electrodeposition of through-silicon vias (TSV). The plating bath with both PEG and SPS has an obvious suppression effect on Cu-RDE with a thin boundary layer from -350 to -634 mV (vs. Hg/Hg2SO4) and a wide potential range for the via-filling operation. The impedance and potentiodynamic scans show the adsorption of small molecule SPS is more stable than PEG, and the effect of PEG or SPS depends on the thickness of boundary layer obviously only in Tafel region. This study obtained high filling powers in both deep and shallow vias using the plating bath of 50 g/L Cu2+, and TSV filling in wafer-segment scale, with 20 mu m via diameter and 100 mu m via depth, verifies the performance predicted by the electrochemical techniques. (C) 2010 Elsevier B.V. All rights reserved.
引用
收藏
页码:195 / 199
页数:5
相关论文
共 50 条
  • [21] Power through-silicon via for SRAM
    Matthew Parker
    Nature Electronics, 2024, 7 : 188 - 188
  • [22] Power through-silicon via for SRAM
    Parker, Matthew
    NATURE ELECTRONICS, 2024, 7 (03) : 188 - 188
  • [23] Fabrication and Characterization of Annular Copper Through-Silicon via for Passive Interposer Applications
    Guan, Yong
    Ma, Shenglin
    Zeng, Qinghua
    Chen, Jing
    Jin, Yufeng
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (02) : 270 - 276
  • [24] Micro-XRD characterization of a single copper filled through-silicon via
    Faheem, Mohammad
    Giridharan, Rudraskandan Ratnadurai
    Liang, Yifan
    van der Heide, Paul
    MATERIALS LETTERS, 2015, 161 : 391 - 394
  • [25] Thermal Stability of Copper Through-Silicon Via Barriers during IC Processing
    Civale, Yann
    Croes, Kristof
    Miyamori, Yuichi
    Thangaraju, Sarasvathi
    Redolfi, Augusto
    Van Ammel, Annemie
    Velenis, Dimitrios
    Cherman, Vladimir
    Hendrickx, Paul
    Van der Plas, Geert
    Cockburn, Andrew
    Gravey, Virginie
    Kumar, Nirajan
    Cao, Zhitao
    Tezcan, Deniz S.
    Soussan, Philippe
    Travaly, Youssef
    Tokei, Zsolt
    Beyne, Eric
    Swinnen, Bart
    2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,
  • [26] Direct Copper Electrodeposition on a Chemical Vapor-Deposited Ruthenium Seed Layer for Through-Silicon Vias
    Shi, Ping
    Enloe, Jack
    van den Boom, Ruud
    Sapp, Brian
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
  • [27] Influence of Leveler Concentration on Copper Electrodeposition for Through Silicon Via Filling
    Ling, Huiqin
    Cao, Haiyong
    Guo, Yuliang
    Yu, Han
    Li, Ming
    Mao, Dali
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 780 - +
  • [28] Through silicon via copper electrodeposition for 3D integration
    Beica, Rozalia
    Sharbono, Charles
    Ritzdorf, Tom
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 577 - +
  • [29] Effect of Pretreatment on Copper Filling of High Aspect Ratio Through-Silicon Via (TSV)
    Pan, Hongfa
    Zhang, Yumei
    Li, Ming
    Gao, Liming
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 672 - 675
  • [30] Through-Silicon Via (TSV) Depletion Effect
    Cho, Jonghyun
    Kim, Myunghoi
    Kim, Joohee
    Pak, Jun So
    Kim, Joungho
    Lee, Hyungdong
    Lee, Junho
    Park, Kunwoo
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 101 - 104