3-D through-silicon via technology

被引:0
|
作者
Vardaman, E. Jan [1 ]
机构
[1] TechSearch International, Inc.
来源
Electronic Device Failure Analysis | 2008年 / 10卷 / 04期
关键词
Field programmable gate arrays (FPGA) - Wafer bonding - Integrated circuit interconnects - Electronics packaging - Integrated circuit manufacture - Integration - Power amplifiers - Reactive ion etching - Silicon wafers;
D O I
暂无
中图分类号
学科分类号
摘要
A 3-D Through-silicon via (TSV) integration is a system-level architecture or technology in which multiple layers of planar devices are stacked and interconnected through the silicon or other semiconductor material in the Z-direction. Applications for 3-D TSV include image sensors, flash, DRAM, processors, field-programmable gate arrays, and power amplifiers. The TSV can be inserted just before device fabrication, before the front end of line, or just after the devices have been fabricated. Processes in a 3-D integration sequence include through-wafer via formation, deep reactive ion etching (DRIE) or laser drilling, via filling by deposition of diffusion barrier and adhesion layers, metallization, etc. Thinning is one of the key operations in the 3-D integration process and one of the most potentially damaging process steps. Temporary bonding of 3-D wafers to temporary substrates is the accepted method for thinning wafers.
引用
收藏
页码:30 / 32
相关论文
共 50 条
  • [1] Through-Silicon Via Planning in 3-D Floorplanning
    Tsai, Ming-Chao
    Wang, Ting-Chi
    Hwang, TingTing
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (08) : 1448 - 1457
  • [2] Reliable Via-Middle Copper Through-Silicon Via Technology for 3-D Integration
    Beyne, Eric
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 985 - 994
  • [3] 3-D Compact Marchand Balun Design Based on Through-Silicon via Technology for Monolithic and 3-D Integration
    Xiong, Wei
    Dong, Gang
    Wang, Yang
    Zhu, Zhangming
    Yang, Yintang
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (08) : 1107 - 1118
  • [4] Through-Silicon Via Technology for 3D Applications
    Philipsen, Harold G. G.
    Luehn, Ole
    Civale, Yann
    Wang, Yu-Shuen
    Tezcan, Deniz Sabuncuoglu
    Ruythooren, Wouter
    [J]. PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 25 (38): : 97 - 107
  • [5] Fully Symmetric 3-D Transformers With Through-Silicon via IPD Technology for RF Applications
    Li, Sih-Han
    Hsu, Shawn S. H.
    Chen, Kuan-Wei
    Lin, Chih-Sheng
    Chen, Shang-Chun
    Zhang, Jie
    Tzeng, Pei-Jer
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (11): : 2143 - 2151
  • [6] Integrated Algorithm for 3-D IC Through-Silicon Via Assignment
    Liu, Xiaodong
    Yeap, Gary
    Tao, Jun
    Zeng, Xuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (03) : 655 - 666
  • [7] Whitespace Insertion for Through-Silicon Via Planning on 3-D SoCs
    Zhong, Wei
    Chen, Song
    Yoshimura, Takeshi
    [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 913 - 916
  • [8] Modeling Annular Through-Silicon Via Pairs in 3-D Integration
    Chen, Aobo
    Liang, Feng
    Wang, Gaofeng
    Wang, Bing-Zhong
    [J]. 2015 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2015,
  • [9] 3-D Stacked Technology of DRAM-Logic Controller Using Through-Silicon Via (TSV)
    Shen, Wen-Wei
    Lin, Yu-Min
    Chen, Shang-Chun
    Chang, Hsiang-Hung
    Chang, Tao-Chih
    Lo, Wei-Chung
    Lin, Chien-Chung
    Chou, Yung-Fa
    Kwai, Ding-Ming
    Kao, Ming-Jer
    Chen, Kuan-Neng
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 396 - 402
  • [10] Effect of Radiation on Reliability of Through-Silicon via for 3-D Packaging Systems
    Zeng, Qinghua
    Chen, Jing
    Jin, Yufeng
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (04) : 708 - 712