共 50 条
- [1] A TSV Alignment Design for Multilayer 3D IC [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
- [2] TSV Redundancy: Architecture and Design Issues in 3D IC [J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 166 - 171
- [3] Power-Bandwidth Trade-off on TSV Array in 3D IC and TSV-RDL Junction Design Challenges [J]. 2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 79 - 82
- [4] Distributed Multi TSV 3D Clock Distribution Network in TSV-based 3D IC [J]. 2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 87 - 90
- [6] Homogeneous Integration for 3D IC with TSV [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 538 - 539
- [7] Thermal management in TSV based 3D IC Integration: A survey [J]. MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 1742 - 1746
- [8] Research on TSV Positioning in 3D IC Placement [J]. 2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
- [9] TSV Interposer Fabrication for 3D IC Packaging [J]. 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 431 - 437
- [10] TSV modelling in 3D IC thermoelectric simulation [J]. 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 678 - 681