Fundamental study on the selective etching of SiGe and Si in ClF3 gas for nanosheet gate-all-around transistor manufacturing: A first principle study

被引:3
|
作者
Tsai, Yu-Hao [1 ]
Wang, Mingmei [1 ]
机构
[1] TEL Technol Ctr Amer LLC, 255 Fuller Rd,Suite 214, Albany, NY 12203 USA
来源
关键词
Density functional theory - Halogenation - Surface reactions - Fluorination - Activation energy - Germanium - Atomic layer deposition - Atoms - Si-Ge alloys - Silicon;
D O I
10.1116/6.0001455
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We conduct an atomic-level investigation on how a Ge atom impacts on the SiGe etching rate. The plasmaless dry-etching process in ClF3 gas is considered in this study. We perform the density functional theory to model the elementary reactions of an etchant molecule fluorinating Si/Ge atom. Based on the modeling results, the activation energy (E-a) of a single-F-transfer breaking Ge-Ge bond is 0.4 eV lower than the Si-Si bond, with the E-a of Si-Ge cases fall between. The overall smaller E-a suggests that the relatively active fluorination reaction enabled by a Ge atom facilitates the selective etching. In addition, a unique double-F-transfer from ClF3 is identified, which simultaneously fluorinates two adjacent Ge atoms. The reaction enhances selective etching with the drastically lowered E-a and the more negative total energy change. We modeled different locations of a Ge atom with respect to the fluorinated Si atom. The results show that the effect of the Ge atom on lowering the Si fluorination E-a has a long-range nature. The calculation predicts a reduced E-a even when the Ge atom is on the second-nearest-neighbor site to the fluorinated Si atom. The finding implies that the Ge-induced E-a reduction can continuously assist the selective etching with a Ge-percentage as low as 6 at. %. Details of the surface chemical reactions and byproduct formation are discussed in the report.
引用
收藏
页数:5
相关论文
共 10 条
  • [1] SiGe and Si Gate-All-Around FET Fabricated by Selective Etching the Same Epitaxial Layers
    Chang, Wei-Yuan
    Luo, Guang-Li
    Huang, Yi-Shuo
    Chu, Chun-Lin
    Lee, Yao-Jen
    Chen, Bo-Yuan
    Lin, Chun-Hsiung
    Wu, Wen-Fa
    Yeh, Wen-Kuan
    [J]. 6TH IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2022), 2022, : 21 - 23
  • [2] Computational Study of Thermal Stress in Gate-All-Around Nanosheet Field Effect Transistor
    Zang, Wenxuan
    Yang, Yanbin
    Chen, Wenchao
    [J]. 2022 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT), 2022,
  • [3] A Comprehensive Study of NF3-Based Selective Etching Processes: Application to the Fabrication of Vertically Stacked Horizontal Gate-All-around Si Nanosheet Transistors
    Sun, Xin
    Li, Jiayang
    Qian, Lewen
    Wang, Dawei
    Huang, Ziqiang
    Guo, Xinlong
    Liu, Tao
    Xu, Saisheng
    Wang, Liming
    Xu, Min
    Zhang, David Wei
    [J]. NANOMATERIALS, 2024, 14 (11)
  • [4] Study of Selective Dry Etching Effects of 15-Cycle Si0.7Ge0.3/Si Multilayer Structure in Gate-All-Around Transistor Process
    Liu, Enxu
    Li, Junjie
    Zhou, Na
    Chen, Rui
    Shao, Hua
    Gao, Jianfeng
    Zhang, Qingzhu
    Kong, Zhenzhen
    Lin, Hongxiao
    Zhang, Chenchen
    Lai, Panpan
    Yang, Chaoran
    Liu, Yang
    Wang, Guilei
    Zhao, Chao
    Yang, Tao
    Yin, Huaxiang
    Li, Junfeng
    Luo, Jun
    Wang, Wenwu
    [J]. NANOMATERIALS, 2023, 13 (14)
  • [5] Physical Insights of Si-Core-SiGe-Shell Gate-All-Around Nanosheet pFET for 3 nm Technology Node
    Xu, Haoqing
    Yao, Jiaxin
    Yang, Zhizhen
    Cao, Lei
    Zhang, Qingzhu
    Li, Yongliang
    Du, Anyan
    Yin, Huaxiang
    Wu, Zhenhua
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (06) : 3365 - 3371
  • [6] Study of Selective Dry etching Si0.7Ge0.3 with Different Plasma Source in Process of Gate-all-around FET
    Liu, Enxu
    Yang, Chaoran
    Li, Junjie
    Zhou, Na
    Xia, Longrui
    Chen, Rui
    Shao, Hua
    Gao, Jianfeng
    Kong, Zhenzhen
    Zhang, Chenchen
    Lai, Panpan
    Yang, Tao
    Wei, Yayi
    Li, Junfeng
    Luo, Jun
    Wang, Wenwu
    [J]. ADVANCED ETCH TECHNOLOGY AND PROCESS INTEGRATION FOR NANOPATTERNING XIII, 2024, 12958
  • [7] Study of Ferroelectric HfO2-ZrO2 Superlattice Poly-Si Junctionless Nanosheet Gate-all-around Field-effect-transistor and CMOS Inverter
    Zhong, Xin-Chan
    Yan, Siao-Cheng
    Huang, Ming-Yueh
    Chang, Chih-Siang
    Sun, Chong-Jhe
    Chen, Bo-An
    Lin, Yi-Wen
    Wu, Yung-Chun
    [J]. 2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 33 - 34
  • [8] Theoretical Study for Carrier Transit Limited Performance of Gate-All-Around Si Nanowire Transistor by Time-Dependent Quantum Transport Simulation
    Duan, Huali
    Li, Erping
    Chen, Wenchao
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (12) : 6977 - 6984
  • [9] Hybrid Integration of Gate-All-Around Stacked Si Nanosheet FET and Si/SiGe Super-Lattice FinFET to Optimize 6T-SRAM for N3 Node and Beyond
    Zhang, Xuexiang
    Yao, Jiaxin
    Luo, Yanna
    Cao, Lei
    Zheng, Yantong
    Zhang, Qingzhu
    Wu, Zhenhua
    Yin, Huaxiang
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 1776 - 1783
  • [10] A comparison between a fully-3D real-space versus coupled mode-space NEGF in the study of variability in gate-all-around Si nanowire MOSFET
    Martinez, A.
    Brown, A. R.
    Asenov, A.
    Seoane, Natalia
    [J]. 2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 194 - +