Computational Study of Thermal Stress in Gate-All-Around Nanosheet Field Effect Transistor

被引:0
|
作者
Zang, Wenxuan [1 ]
Yang, Yanbin
Chen, Wenchao
机构
[1] Zhejiang Univ, ZJU UIUC Inst, Haining, Peoples R China
基金
中国国家自然科学基金;
关键词
Finite Element Method; Gate-All-Around Nanosheet Field Effect Transistor; Thermo-Mechanical Coupling;
D O I
10.1109/ICMMT55580.2022.10023319
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The gate-all-around nanosheet field effect transistor (GAA-NSFET) is an alternative for sub-7nm CMOS technology nodes. Its 3D stacked structure offers a good solution to short-channel-effects and leads to high integration density, and results in high power consumption per unit volume and more serve self-heating effect in GAA-NSFET. The more temperature rise caused by the severe self-heating effect introduces strong thermal-mechanical coupling effect and affects the performance and reliability of transistors. In this paper, we use the finite element method to simulate the thermal-mechanical coupling processes in GAA-NSFET. The heat conduction equation is solved numerically to get the temperature distribution. The kinetic equation is then solved to get the displacement distribution and thermal stress. The simulation results show that the hot spot of the transistor is in the channel, and the greatest thermal stress occurs in the channel region as well.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Analysis of DC Self Heating Effect in Stacked Nanosheet Gate-All-Around Transistor
    Kang, Min Jae
    Myeong, Ilho
    Kang, Myounggon
    Shin, Hyungcheol
    [J]. 2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 343 - 345
  • [2] NBTI Impact of Surface Orientation in Stacked Gate-All-Around Nanosheet Transistor
    Zhou, Huimei
    Wang, Miaomiao
    Zhang, Jingyun
    Watanabe, Koji
    Durfee, Curtis
    Mochizuki, Shogo
    Bao, Ruqiang
    Southwick, Richard
    Bhuiyan, Maruf
    Veeraraghavan, Basker
    [J]. 2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
  • [3] An Analytical Modeling of Conical Gate-All-Around Tunnel Field Effect Transistor
    Usha C
    Vimala P
    [J]. Silicon, 2021, 13 : 2563 - 2568
  • [4] Bias Temperature Instability Reliability in Stacked Gate-All-Around Nanosheet Transistor
    Wang, Miaomiao
    Zhang, Jingyun
    Zhou, Huimei
    Southwick, Richard G.
    Chao, Robin Hsin Kuo
    Miao, Xin
    Basker, Veeraraghavan S.
    Yamashita, Tenko
    Guo, Dechao
    Karve, Gauri
    Bu, Huiming
    Stathis, James H.
    [J]. 2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [5] Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET
    Loubet, N.
    Hook, T.
    Montanini, P.
    Yeung, C. -W.
    Kanakasabapathy, S.
    Guillorn, M.
    Yamashita, T.
    Zhang, J.
    Miao, X.
    Wang, J.
    Young, A.
    Chao, R.
    Kang, M.
    Liu, Z.
    Fan, S.
    Hamieh, B.
    Sieg, S.
    Mignot, Y.
    Xu, W.
    Seo, S. -C.
    Yoo, J.
    Mochizuki, S.
    Sankarapandian, M.
    Kwon, O.
    Carr, A.
    Greene, A.
    Park, Y.
    Frougier, J.
    Galatage, R.
    Bao, R.
    Shearer, J.
    Conti, R.
    Song, H.
    Lee, D.
    Kong, D.
    Xu, Y.
    Arceo, A.
    Bi, Z.
    Xu, P.
    Muthinti, R.
    Li, J.
    Wong, R.
    Brown, D.
    Oldiges, P.
    Robison, R.
    Arnold, J.
    Felix, N.
    Skordas, S.
    Gaudiello, J.
    Standaert, T.
    [J]. 2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T230 - T231
  • [6] Design analysis of Gate-All-Around nanowire tunnel field effect transistor
    Sharma, Nitika
    Garg, Nidhi
    Kaur, Gurpreet
    [J]. MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 5308 - 5314
  • [7] An Analytical Modeling of Conical Gate-All-Around Tunnel Field Effect Transistor
    Usha, C.
    Vimala, P.
    [J]. SILICON, 2021, 13 (08) : 2563 - 2568
  • [8] Quantum Modelling of Nanoscale Silicon Gate-all-Around Field Effect Transistor
    Vimala, P.
    Kumar, Nithin N. R.
    [J]. JOURNAL OF NANO RESEARCH, 2020, 64 : 115 - 122
  • [9] Study of line edge roughness on various types of gate-all-around field effect transistor
    Min, Jinhong
    Shin, Changhwan
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (01)
  • [10] SiGe Gate-All-around Nanosheet Reliability
    Zhou, Huimei
    Wang, Miaomiao
    Bao, Ruqiang
    Durfee, Curtis
    Qin, Liqiao
    Zhang, Jingyun
    [J]. 2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,