High Speed Low Power Dual-Edge Triggered D flip-flop

被引：0
|
作者：
Shandilya, Rahul [1 ]
Sharma, Rk [1 ]
机构：
[1] Natl Inst Technol Kurukshetra, Sch VLSI Design & Embedded Syst, Kurukshetra, Haryana, India
来源：
PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2) | 2017年
关键词：
Flip-Flop (FF); low powered; Pulse triggered; PDP;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a low power and high speed dual-edge triggered D flip-flop has been presented. The proposed design reduces the power dissipation and improves the delay. So the overall power-delay product is improved. The power dissipation observed is 17.5 mu W and delay observed is 91psec. The PDP is 1.59fJ which outperforms the designs reported in literature. The simulation results has been carried out in Cadence Virtuoso Analog Design Environment in UMC.18 mu m technology. The proposed design has been compared on different frequencies and voltages.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop
    Karimiyan, Hossein
    Sayedi, Sayed Masoud
    Saidi, Hossein
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2010, 5953 : 156 - 164
  • [2] Low Power Dual Edge Triggered Flip-Flop
    Saini, Nitin Kumar
    Kashyap, Kamal K.
    2014 INTERNATIONAL CONFERENCE ON SIGNAL PROPAGATION AND COMPUTER TECHNOLOGY (ICSPCT 2014), 2014, : 125 - 128
  • [3] Low-power dual-edge triggered state-retention scan flip-flop
    Karimiyan, H.
    Sayedi, S. M.
    Saidi, H.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05): : 410 - 419
  • [4] High Performance Low Power Dual Edge Triggered Static D Flip-Flop
    Singh, Gagandeep
    Singh, Gurmohan
    Sulochna, Vemu
    2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
  • [5] Low power dual-edge triggered flip-flop structure in quantum dot cellular automata
    Yang, X.
    Cai, L.
    Zhao, X.
    ELECTRONICS LETTERS, 2010, 46 (12) : 825 - U35
  • [6] Dual-Edge Triggered Energy Recovery DCCER Flip-Flop for Low Energy Applications
    Esmaeili, S. E.
    Al-Khalili, A. J.
    Cowan, G. E. R.
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 57 - 60
  • [7] Dual-Edge Trigged Sense-Amplifier Flip-Flop for Low Power Systems
    Balan, Sudeep
    Daniel, Sanil K.
    2012 INTERNATIONAL CONFERENCE ON GREEN TECHNOLOGIES (ICGT), 2012, : 135 - 142
  • [8] Dual-edge triggered sense amplifier flip-flop for resonant clock distribution networks
    Esmaeili, S. E.
    Al-Khalili, A. J.
    Cowan, G. E. R.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (06): : 499 - 514
  • [9] An energy-efficient dual-edge triggered level-converting flip-flop
    Chiou, Lih-Yih
    Lou, Shien-Chun
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1157 - 1160
  • [10] Dual-Edge Triggered Sense Amplifier Flip-Flop Utilizing an Improved Scheme to Reduce Area, Power, and Complexity
    Esmaeili, S. E.
    Islam, R.
    Al-Khalili, A. J.
    Cowan, G. E. R.
    2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 292 - 295
12345