Low power dual-edge triggered flip-flop structure in quantum dot cellular automata

被引:40
|
作者
Yang, X. [1 ]
Cai, L. [1 ]
Zhao, X. [1 ]
机构
[1] AF Engn Univ, Coll Sci, Xian 710051, Peoples R China
关键词
Flip flop circuits;
D O I
10.1049/el.2010.1090
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Artificial molecule quantum dot cells are a promising currentless nanotechnology, which can be used for realising fully digital circuits and systems. A dual-edge triggered module and flip-flop sequential circuit are proposed using quantum dot cellular automata (QCA) cells by arranging special clock zones subtly and serially. A D flip-flip case is given to show how a low power dual-edge triggered flip-flop can be realised using quantum dot cell arrays. The proposed structure is promising in building future nanoscale ultra low power information processing systems and may inspire higher clock speed applications in QCA.
引用
收藏
页码:825 / U35
页数:2
相关论文
共 50 条
  • [1] Dual-edge triggered T flip-flop structure using quantum-dot cellular automata
    Xiao, Linrong
    Xu, Xiang
    Ying, Shiyang
    NANOTECHNOLOGY AND PRECISION ENGINEERING, PTS 1 AND 2, 2013, 662 : 562 - +
  • [2] Dual-edge triggered JK flip-flop with comprehensive analysis in quantum-dot cellular automata
    Zhang, Yongqiang
    Xie, Guangjun
    Lv, Hongjun
    JOURNAL OF ENGINEERING-JOE, 2018, (07): : 354 - 359
  • [3] High Speed Low Power Dual-Edge Triggered D flip-flop
    Shandilya, Rahul
    Sharma, Rk
    PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2), 2017,
  • [4] Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop
    Karimiyan, Hossein
    Sayedi, Sayed Masoud
    Saidi, Hossein
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2010, 5953 : 156 - 164
  • [5] Low Power Dual Edge Triggered Flip-Flop
    Saini, Nitin Kumar
    Kashyap, Kamal K.
    2014 INTERNATIONAL CONFERENCE ON SIGNAL PROPAGATION AND COMPUTER TECHNOLOGY (ICSPCT 2014), 2014, : 125 - 128
  • [6] Low-power dual-edge triggered state-retention scan flip-flop
    Karimiyan, H.
    Sayedi, S. M.
    Saidi, H.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05): : 410 - 419
  • [7] Design of dual-edge triggered flip-flops based on quantum-dot cellular automata
    Lin-rong Xiao
    Xie-xiong Chen
    Shi-yan Ying
    Journal of Zhejiang University SCIENCE C, 2012, 13 : 385 - 392
  • [8] Design of dual-edge triggered flip-flops based on quantum-dot cellular automata
    Xiao, Lin-rong
    Chen, Xie-xiong
    Ying, Shi-yan
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2012, 13 (05): : 385 - 392
  • [9] Dual-Edge Triggered Energy Recovery DCCER Flip-Flop for Low Energy Applications
    Esmaeili, S. E.
    Al-Khalili, A. J.
    Cowan, G. E. R.
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 57 - 60
  • [10] Dual-Edge Trigged Sense-Amplifier Flip-Flop for Low Power Systems
    Balan, Sudeep
    Daniel, Sanil K.
    2012 INTERNATIONAL CONFERENCE ON GREEN TECHNOLOGIES (ICGT), 2012, : 135 - 142