Low power dual-edge triggered flip-flop structure in quantum dot cellular automata

被引：40
|
作者：
Yang, X. [1 ]
Cai, L. [1 ]
Zhao, X. [1 ]
机构：
[1] AF Engn Univ, Coll Sci, Xian 710051, Peoples R China
来源：
ELECTRONICS LETTERS | 2010年 / 46卷 / 12期
关键词：
Flip flop circuits;
D O I：
10.1049/el.2010.1090
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Artificial molecule quantum dot cells are a promising currentless nanotechnology, which can be used for realising fully digital circuits and systems. A dual-edge triggered module and flip-flop sequential circuit are proposed using quantum dot cellular automata (QCA) cells by arranging special clock zones subtly and serially. A D flip-flip case is given to show how a low power dual-edge triggered flip-flop can be realised using quantum dot cell arrays. The proposed structure is promising in building future nanoscale ultra low power information processing systems and may inspire higher clock speed applications in QCA.
引用
收藏
页码：825 / U35
页数：2
相关论文
共 50 条
  • [21] Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme
    Liang GENG
    Ji-zhong SHEN
    Cong-yuan XU
    Frontiers of Information Technology & Electronic Engineering, 2016, 17 (09) : 962 - 972
  • [22] Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme
    Liang Geng
    Ji-zhong Shen
    Cong-yuan Xu
    Frontiers of Information Technology & Electronic Engineering, 2016, 17 : 962 - 972
  • [23] Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme
    Geng, Liang
    Shen, Ji-zhong
    Xu, Cong-yuan
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2016, 17 (09) : 962 - 972
  • [24] Design of low-power double-edge triggered flip-flop
    Yu, CC
    Chin, PY
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 126 - 127
  • [25] Design and Implementation of Enhanced Edge Triggered Flip-Flop for Low Power Dissipation
    Mathiazhagan, V.
    Ananthamoorthy, N. P.
    Venkatesh, C.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2022, 17 (09) : 1261 - 1273
  • [26] Design of Low-Power Dual Edge-Triggered Retention Flip-Flop for IoT Devices
    Mall, Ajay
    Khanna, Shaweta
    Noor, Arti
    PROCEEDINGS OF RECENT INNOVATIONS IN COMPUTING, ICRIC 2019, 2020, 597 : 841 - 852
  • [27] Novel Ultra Low Power Dual Edge Triggered Retention Flip-flop for Transiently Powered Systems
    Dasari, Madhav
    Nikhil, R.
    Chavan, Ameet
    2017 7TH IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2017, : 500 - 504
  • [28] Multilayered Design of Clocked SR Flip-Flop Using Quantum-Dot Cellular Automata
    You, Y. W.
    Jeon, J. C.
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 9835 - 9840
  • [29] Quantum Dot Cellular Automata-Based Scan Flip-Flop and Boundary Scan Register
    Kandasamy, Nehru
    Ahmad, Firdous
    Ajitha, D.
    Raj, Balwinder
    Telagam, Nagarjuna
    IETE JOURNAL OF RESEARCH, 2023, 69 (01) : 535 - 548
  • [30] A New Structure of Low-Power and Low-Voltage Double-Edge Triggered Flip-Flop
    Parsa, Maryam
    Aleshams, Mahmoud
    Imanieh, Mohsen
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENERGY CONVERSION TECHNOLOGIES (ICAECT): INTELLIGENT ENERGY MANAGEMENT: TECHNOLOGIES AND CHALLENGES, 2014, : 118 - 124
12345