Integration challenges of porous ultra low-k spin-on dielectrics

被引：77

作者：

Mosig, K

Jacobs, T

Brennan, K

Rasco, M

Wolf, J

Augur, R

机构：

[1] Infineon Technol, CL CTS RM DIE, D-81730 Munich, Germany

[2] Philips, Eindhoven, Netherlands

[3] Texas Instruments Inc, Dallas, TX USA

[4] Motorola Inc, Austin, TX USA

[5] Intel Corp, Hillsboro, OR 97124 USA

来源：

MICROELECTRONIC ENGINEERING | 2002年 / 64卷 / 1-4期

关键词：

porous dielectrics; ultra low-k materials; spin-on dielectrics; dual damascene;

D O I：

10.1016/S0167-9317(02)00767-0

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In the latest edition of the International Technology Roadmap for Semiconductors (ITRS), the predicted time for the introduction of porous ultra low-k materials with a dielectric constant of 2.2 has slipped significantly against earlier predictions. This is largely due to greater-than-expected problems with the integration of these fragile materials, which generally exhibit weak mechanical properties and low resistance against chemical attack, requiring great care during the integration process. This paper discusses some of the challenges encountered and improvements made at International Sematech and elsewhere regarding the integration of spin-on porous ultra low-k dielectrics into a copper dual damascene process. (C) 2002 Elsevier Science B.V. All rights reserved.

引用

页码：11 / 24

页数：14

共 50 条

[21] Reliability challenges accompanied with interconnect downscaling and ultra low-k dielectrics
Hoofman, RJOM
Michelon, J
Bancken, PHL
Daamen, R
Verheijden, GJAM
Arnal, V
Hinsinger, O
Gosset, LG
Humbert, A
Besling, WFA
Goldberg, C
Fox, R
Michaelson, L
Guedj, C
Guillaumond, JF
Jousseaume, V
Arnaud, L
Gravesteijn, DJ
Torres, J
Passemard, G
PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 85 - 87
[22] Comparison of Cu and Co Integration with Porous Low-k SiOCH Dielectrics
Cheng, Yi-Lung
Huang, Hong-Chang
Lee, Chih-Yen
Chen, Giin-Shan
Fang, Jau-Shiung
THIN SOLID FILMS, 2020, 704
[23] Dual damascene patterning for full spin-on stack of porous low-K material
Furukawa, Y
Kokubo, T
Struyf, H
Maenhoudt, A
Vanhaelemeersch, S
Gravesteijn, D
PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 45 - 47
[24] Plasma induced damage mitigation in spin-on self-assembly based ultra low-k dielectrics using template residues
Krishtab, M.
de Marneffe, J. -F.
De Gendt, S.
Baklanov, M. R.
APPLIED PHYSICS LETTERS, 2017, 110 (01)
[25] Thermal conductivity of ultra low-k dielectrics
Delan, A
Rennau, M
Schulz, SE
Gessner, T
MICROELECTRONIC ENGINEERING, 2003, 70 (2-4) : 280 - 284
[26] Cu/ultra low-k interconnect with all-spin-on-dielectrics process
Arase, SY
Maeda, N
Kawakami, H
Ichiki, N
Sumiya, K
Takimoto, Y
Homma, Y
Saito, H
Tada, M
Shirato, K
Kokubo, T
Advanced Metallization Conference 2005 (AMC 2005), 2006, : 109 - 113
[27] Surface modification of porous low-k dielectrics
Le, QT
Whelan, CM
Struyf, H
Brongersma, SH
Conard, T
Boullart, W
Vanhaelemeersch, S
Maex, K
THIN FILM MATERIALS, PROCESSES, AND RELIABILITY: PLASMA PROCESSING FOR THE 100 NM NODE AND COPPER INTERCONNECTS WITH LOW-K INTER-LEVEL DIELECTRIC FILMS, 2003, 2003 (13): : 206 - 215
[28] Porous low-k dielectrics: Material properties
Tyberg, C
Huang, E
Hedrick, J
Simonyi, E
Gates, S
Cohen, S
Malone, K
Wickland, H
Sankarapandian, M
Toney, M
Kim, HC
Miller, R
Volksen, W
Rice, P
Lurio, L
POLYMERS FOR MICROELECTRONICS AND NANOELECTRONICS, 2004, 874 : 161 - 172
[29] Integration of porous low-k dielectrics using post porosity pore protection
Zhang, Liping
de Marneffe, Jean-Francois
Verdonck, Patrick
Heylen, Nancy
Wen, Liang Gong
Wilson, Chris
Tokei, Zsolt
Boemmels, Juergen
De Gendt, Stefan
Baklanov, Mikhail R.
JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2016, 49 (50)
[30] 45nm node integration of low-k and ULK porous dielectrics
van den Hoek, WGM
SOLID STATE TECHNOLOGY, 2005, 48 (11) : 28 - +

← 1 2 3 4 5 →