Integration challenges of porous ultra low-k spin-on dielectrics

被引：77
|
作者：
Mosig, K
Jacobs, T
Brennan, K
Rasco, M
Wolf, J
Augur, R
机构：
[1] Infineon Technol, CL CTS RM DIE, D-81730 Munich, Germany
[2] Philips, Eindhoven, Netherlands
[3] Texas Instruments Inc, Dallas, TX USA
[4] Motorola Inc, Austin, TX USA
[5] Intel Corp, Hillsboro, OR 97124 USA
来源：
MICROELECTRONIC ENGINEERING | 2002年 / 64卷 / 1-4期
关键词：
porous dielectrics; ultra low-k materials; spin-on dielectrics; dual damascene;
D O I：
10.1016/S0167-9317(02)00767-0
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In the latest edition of the International Technology Roadmap for Semiconductors (ITRS), the predicted time for the introduction of porous ultra low-k materials with a dielectric constant of 2.2 has slipped significantly against earlier predictions. This is largely due to greater-than-expected problems with the integration of these fragile materials, which generally exhibit weak mechanical properties and low resistance against chemical attack, requiring great care during the integration process. This paper discusses some of the challenges encountered and improvements made at International Sematech and elsewhere regarding the integration of spin-on porous ultra low-k dielectrics into a copper dual damascene process. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码：11 / 24
页数：14
相关论文
共 50 条
  • [41] An investigation of ultra low-k dielectrics with high thermal stability for integration in memory devices
    Hong, E.
    Demuynck, S.
    Le, Q. T.
    Baklanov, M.
    Carbonell, L.
    Van Hove, M.
    Meynen, H.
    MICROELECTRONIC ENGINEERING, 2007, 84 (11) : 2582 - 2586
  • [42] Material issues for nanoporous ultra low-k dielectrics
    Char, K
    Cha, BJ
    Kim, S
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 219 - 221
  • [43] Challenges in Cu/Low-K integration
    Liang, MS
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 313 - 316
  • [44] RELIABILITY LIMITATIONS TO THE SCALING OF POROUS LOW-K DIELECTRICS
    Lee, Shou-Chung
    Oates, A. S.
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [45] Cryo Plasma Etching of Porous Low-k Dielectrics
    Miakonkikh, A. V.
    Kuzmenko, V. O.
    Rudenko, K. V.
    HIGH ENERGY CHEMISTRY, 2023, 57 (SUPPL 1) : S115 - S118
  • [46] Porous low-k dielectrics using ultraviolet curing
    Jain, S
    Zubkov, V
    Nowak, T
    Demos, A
    Rocha, JC
    SOLID STATE TECHNOLOGY, 2005, 48 (09) : 43 - +
  • [47] Stress Phenomena In Times Of Porous Low-k Dielectrics
    Aubel, O.
    Grillberger, M.
    Poppe, J.
    Lehr, M.
    Hennesthal, C.
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2010, 1300 : 68 - 77
  • [48] Cryo Plasma Etching of Porous Low-k Dielectrics
    A. V. Miakonkikh
    V. O. Kuzmenko
    K. V. Rudenko
    High Energy Chemistry, 2023, 57 : S115 - S118
  • [49] Electrical Reliability Challenges of Advanced Low-k Dielectrics
    Wu, C.
    Li, Y.
    Baklanov, M. R.
    Croes, K.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2015, 4 (01) : N3065 - N3070
  • [50] Evidence of large voids in pure-silica-zeolite low-k dielectrics synthesized by spin-on of nanoparticle suspensions
    Eslava, Salvador
    Baklanov, Mikhail R.
    Neimark, Alexander V.
    Iacopi, Francesca
    Kirschhock, Christine E. A.
    Maex, Karen
    Martens, Johan A.
    ADVANCED MATERIALS, 2008, 20 (16) : 3110 - 3116
12345