Implementation of a low-cost phase-locked loop clock-recovery module for 40-Gb/s optical receivers

被引:2
|
作者
Woo, DS [1 ]
Kim, KW
Lim, SK
Ko', J
机构
[1] Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, Taegu 702701, South Korea
[2] Elect & Telecommun Res Inst, Taejon 305606, South Korea
关键词
clock recovery (CR); 40; Gb/s; phase-locked loop (PLL); clock and data recovery (CDR); jitter;
D O I
10.1002/mop.21335
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A low-cost, compact, high-performance clock-recovery (CR) module using a new phase-locked loop (PLL) for 40-Gb/s optical receivers is successfully designed and implemented. The newly implemented frequency 7 detector in the PLL helps to reduce the current consumption and also extended the frequency-capture range. The implemented PLL clock-recovery module demonstrates advantages over the conventional open-loop type clock-recovery module with a DR filter by significantly improving clock jitter, thus reducing overall module cost, and allowing the possibility of providing a proper clock signal in the case of temporary loss of NRZ input signals. The CR module exhibits error-free operation during a 30-min BER test with a time-division-multiplexing (TDM) 40-Gb/s transmission system. (C) 2005 Wiley Periodicals, Inc.
引用
收藏
页码:312 / 315
页数:4
相关论文
共 50 条
  • [1] Implementation of a phase-locked loop clock recovery module for 40 Gb/s optical receivers
    Park, CH
    Woo, DS
    Kim, TG
    Lim, SK
    Kim, KW
    [J]. 2005 IEEE MTT-S International Microwave Symposium, Vols 1-4, 2005, : 2127 - 2130
  • [2] Design of the clock recovery circuit with a phase-locked loop for 40 Gb/s optical receivers
    Park, CH
    Woo, DS
    Kim, KW
    Lim, SK
    [J]. 34TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2004, : 757 - 759
  • [3] 40 Gb/s clock recovery based on optical phase-locked loop
    Quan, Shuang
    Yao, Minyu
    Zhang, Hongming
    Zhang, Jun
    [J]. Guangxue Xuebao/Acta Optica Sinica, 2007, 27 (08): : 1382 - 1386
  • [4] A 40 Gb/s clock and data recovery module with improved phase-locked loop circuits
    Park, Hyun
    Kim, Kang Wook
    Lim, Sang-Kyu
    Ko, Jesoo
    [J]. ETRI JOURNAL, 2008, 30 (02) : 275 - 281
  • [5] 40-Gb/s optical clock recovery using an injection-locked optoelectronic oscillator
    Tsuchida, H
    Suzuki, M
    [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2005, 17 (01) : 211 - 213
  • [6] Real-Time Homodyne Reception of 40-Gb/s BPSK Signal by Digital Optical Phase-Locked Loop
    Sakamoto, Takahide
    Chiba, Akito
    Kanno, Atsushi
    Morohashi, Isao
    Kawanishi, Tetsuya
    [J]. 2010 36TH EUROPEAN CONFERENCE AND EXHIBITION ON OPTICAL COMMUNICATION (ECOC), VOLS 1 AND 2, 2010,
  • [7] Design and characterization of a 10 Gb/s clock and data recovery circuit implemented with phase-locked loop
    Song, JH
    Yoo, TW
    Ko, JH
    Park, CS
    Kim, JK
    [J]. ETRI JOURNAL, 1999, 21 (03) : 1 - 5
  • [8] High-Performance and Low-Cost 40-Gb/s CWDM Optical Modules
    Lin, Min-Ching
    Shih, Tien-Tsorng
    Tseng, Pei-Hao
    Chu, Kuei-Ming
    Hu, Chieh
    Cheng, Wood-Hi
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (03): : 644 - 649
  • [9] A 20-GHz phase-locked loop for 40-Gb/s serializing transmitter in 0.13-μm CMOS
    Kim, J
    Kim, JK
    Lee, BJ
    Kim, N
    Jeong, DK
    Kim, W
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 899 - 908
  • [10] Clock recovery from 40 Gbps optical signal with optical phase-locked loop based on a terahertz optical asymmetric demultiplexer
    Jhon, YM
    Ki, HJ
    Kim, SH
    [J]. OPTICS COMMUNICATIONS, 2003, 220 (4-6) : 315 - 319