VERBUS: A formal model for business process verification

被引:0
|
作者
Fisteus, JA [1 ]
Lopez, AM [1 ]
Kloos, CD [1 ]
机构
[1] Univ Carlos III Madrid, Telemat Engn Dept, Leganes 28911, Madrid, Spain
关键词
D O I
暂无
中图分类号
F [经济];
学科分类号
02 ;
摘要
Business process management is a key issue in B2B. Different process modelling languages and workflow management tools and frameworks have appeared to aid the development, deployment and management of e-commerce solutions. Nevertheless, there is not yet a framework to compel with tasks such as guaranteeing: safety outcomes of the run of a composition of processes, the eventual execution of processes under some condition, or the soundness of a design with respect to the specification. This is the mission of format methods. and they have been successfully applied in the fields of real-time software, hardware verification, and a growing list of application areas as the computation costs decrease. In this article we present VERBUS, a formal system for the modelling and verification of business processes. VERBUS allows a designer to specify properties for verification. The Finite State Machine theory is under the hood of VERBUS, providing the designer with a well-known and understandable approach, which offers a set of existing tools for verification or for compiling to other formats for the application of model-checkers.
引用
下载
收藏
页码:238 / 241
页数:4
相关论文
共 50 条
  • [31] Formal Verification of Business Processes with Temporal and Resource Constraints
    Watahiki, Kenji
    Ishikawa, Fuyuki
    Hiraishi, Kunihiko
    2011 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2011, : 1173 - 1180
  • [32] An Approach to Construct Formal Model of Business Process Model from BPMN Workflow Patterns
    Yamasathien, Saran
    Vatanawood, Wiwat
    2014 FOURTH INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION AND COMMUNICATION TECHNOLOGY AND IT'S APPLICATIONS (DICTAP), 2014, : 211 - 215
  • [33] A design phase directed formal verification process
    Keane, JA
    Hussak, W
    SOFTWARE QUALITY JOURNAL, 1999, 8 (04) : 255 - 269
  • [34] A Design Phase Directed Formal Verification Process
    John A. Keane
    Walter Hussak
    Software Quality Journal, 1999, 8 : 255 - 269
  • [35] A DESCRIPTION OF A FORMAL VERIFICATION AND VALIDATION (FVV) PROCESS
    SMITH, B
    REESE, C
    LINDSAY, KS
    CRANE, B
    COMPASS 89 : PROCEEDINGS OF THE FOURTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY AND PROCESS SECURITY, 1989, : 71 - 78
  • [36] On Applying Model Checking in Formal Verification
    Hjort, Hakan
    2022 FORMAL METHODS IN COMPUTER-AIDED DESIGN, FMCAD, 2022, 3 : 3 - 3
  • [37] A Formal Model for Business Process Decomposition Based on Resources Consumption with Security Requirement
    Lacheheub, Mohammed Nassim
    Maamri, Ramdane
    2016 INTERNATIONAL CONFERENCE ON ADVANCED ASPECTS OF SOFTWARE ENGINEERING (ICAASE), 2016,
  • [38] Business process verification - finally a reality!
    Wynn, M. T.
    Verbeek, H. M. W.
    van der Aalst, W. M. P.
    ter Hofstede, A. H. M.
    Edmond, D.
    BUSINESS PROCESS MANAGEMENT JOURNAL, 2009, 15 (01) : 74 - 92
  • [39] Dynamic Business Process Generation and Verification
    Wu, Budan
    Lin, Rongheng
    Wang, Pengjie
    Chen, Junliang
    PROCEEDINGS 2016 IEEE INTERNATIONAL CONFERENCE ON SERVICES COMPUTING (SCC 2016), 2016, : 836 - 839
  • [40] Verification of Operation Sequences in Process Simulate by Connecting a Formal Verification Tool
    Falkman, Petter
    Westman, Fredrik
    Modig, Christoffer
    2009 IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION, VOLS 1-3, 2009, : 1207 - +