A design phase directed formal verification process

被引:0
|
作者
Keane, JA [1 ]
Hussak, W
机构
[1] UMIST, Dept Computat, Manchester M60 1QD, Lancs, England
[2] Univ Loughborough, Dept Comp Sci, Loughborough, Leics, England
关键词
verification; temporal logic; high-level design; operating systems;
D O I
10.1023/A:1008973920498
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The presence of an effective verification process at an earlier phase of the system development lifecycle will have a greater impact on productivity and product quality than a verification process at a later phase. The usual verification process at the later coding phases involves some form of testing. As high-level design cannot be tested in the same way as code, an option at that phase is some kind of formal verification. A process of verification is presented for the high-level design phase of an operating system development, where both rigorous and formal verification are used, and the rigorous directs the formal. The methodology is based on temporal logic. Formal proofs are manageable on an in-house theorem prover.
引用
收藏
页码:255 / 269
页数:15
相关论文
共 50 条
  • [1] A Design Phase Directed Formal Verification Process
    John A. Keane
    Walter Hussak
    [J]. Software Quality Journal, 1999, 8 : 255 - 269
  • [2] Streamline verification process with formal property verification to meet highly compressed design cycle
    Chatterjee, P
    [J]. 42nd Design Automation Conference, Proceedings 2005, 2005, : 674 - 677
  • [3] Verification criterion directed testing for formal specifications
    Zeng, XM
    Tsai, JJP
    Weigert, TJ
    [J]. SEKE '96: THE 8TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, PROCEEDINGS, 1996, : 393 - 399
  • [4] Design and Formal Verification of DZMBE
    Mohammadi, Mahdi Soodkhah
    Bafghi, Abbas Ghaemi
    [J]. ISECURE-ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 2013, 5 (01): : 37 - 53
  • [5] Formal verification of LSCs in the development process
    Brill, M
    Buschermöhle, R
    Damm, W
    Klose, J
    Westphal, B
    Wittke, H
    [J]. INTEGRATION OF SOFTWARE SPECIFICATION TECHNIQUES FOR APPLICATIONS IN ENGINEERING, 2004, 3147 : 494 - 516
  • [6] FORMAL DESIGN VERIFICATION OF DIGITAL CIRCUITRY
    BUTLER, RW
    SJOGREN, JA
    [J]. RELIABILITY ENGINEERING & SYSTEM SAFETY, 1991, 32 (1-2) : 67 - 93
  • [7] Formal System Design and Verification: A Perspective
    Rajamani, Sriram
    [J]. ISOFT: PROCEEDINGS OF THE 13TH INNOVATIONS IN SOFTWARE ENGINEERING CONFERENCE, 2020,
  • [8] Practical formal verification in microprocessor design
    Jones, RB
    O'Leary, JW
    Seger, CJH
    Aagaard, MD
    Melham, TF
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (04): : 16 - 25
  • [9] Getting formal verification into design flow
    Arvind, S.
    Dave, Nirav
    Katelman, Michael
    [J]. FM 2008: FORMAL METHODS, PROCEEDINGS, 2008, 5014 : 12 - +
  • [10] DESIGN OF A FORMAL ESTELLE SEMANTICS FOR VERIFICATION
    BREDEREKE, J
    GOTZHEIN, R
    VOGT, FH
    [J]. IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS, 1993, 10 : 153 - 168