共 50 条
- [1] A Design Phase Directed Formal Verification Process [J]. Software Quality Journal, 1999, 8 : 255 - 269
- [2] Streamline verification process with formal property verification to meet highly compressed design cycle [J]. 42nd Design Automation Conference, Proceedings 2005, 2005, : 674 - 677
- [3] Verification criterion directed testing for formal specifications [J]. SEKE '96: THE 8TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, PROCEEDINGS, 1996, : 393 - 399
- [4] Design and Formal Verification of DZMBE [J]. ISECURE-ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 2013, 5 (01): : 37 - 53
- [5] Formal verification of LSCs in the development process [J]. INTEGRATION OF SOFTWARE SPECIFICATION TECHNIQUES FOR APPLICATIONS IN ENGINEERING, 2004, 3147 : 494 - 516
- [7] Formal System Design and Verification: A Perspective [J]. ISOFT: PROCEEDINGS OF THE 13TH INNOVATIONS IN SOFTWARE ENGINEERING CONFERENCE, 2020,
- [8] Practical formal verification in microprocessor design [J]. IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (04): : 16 - 25
- [9] Getting formal verification into design flow [J]. FM 2008: FORMAL METHODS, PROCEEDINGS, 2008, 5014 : 12 - +
- [10] DESIGN OF A FORMAL ESTELLE SEMANTICS FOR VERIFICATION [J]. IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS, 1993, 10 : 153 - 168