A Design Phase Directed Formal Verification Process

被引:0
|
作者
John A. Keane
Walter Hussak
机构
[1] UMIST,Department of Computation
[2] Loughborough University,Department of Computer Science
来源
关键词
verification; temporal logic; high-level design; operating systems;
D O I
暂无
中图分类号
学科分类号
摘要
The presence of an effective verification process at an earlier phase of the system development lifecycle will have a greater impact on productivity and product quality than a verification process at a later phase. The usual verification process at the later coding phases involves some form of testing. As high-level design cannot be tested in the same way as code, an option at that phase is some kind of formal verification. A process of verification is presented for the high-level design phase of an operating system development, where both rigorous and formal verification are used, and the rigorous directs the formal. The methodology is based on temporal logic. Formal proofs are manageable on an in-house theorem prover.
引用
收藏
页码:255 / 269
页数:14
相关论文
共 50 条
  • [1] A design phase directed formal verification process
    Keane, JA
    Hussak, W
    [J]. SOFTWARE QUALITY JOURNAL, 1999, 8 (04) : 255 - 269
  • [2] Streamline verification process with formal property verification to meet highly compressed design cycle
    Chatterjee, P
    [J]. 42nd Design Automation Conference, Proceedings 2005, 2005, : 674 - 677
  • [3] Verification criterion directed testing for formal specifications
    Zeng, XM
    Tsai, JJP
    Weigert, TJ
    [J]. SEKE '96: THE 8TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, PROCEEDINGS, 1996, : 393 - 399
  • [4] Design and Formal Verification of DZMBE
    Mohammadi, Mahdi Soodkhah
    Bafghi, Abbas Ghaemi
    [J]. ISECURE-ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 2013, 5 (01): : 37 - 53
  • [5] Incremental formal design verification
    Swamy, Gitanjali M.
    Brayton, Robert K.
    [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 458 - 465
  • [6] Formal verification of LSCs in the development process
    Brill, M
    Buschermöhle, R
    Damm, W
    Klose, J
    Westphal, B
    Wittke, H
    [J]. INTEGRATION OF SOFTWARE SPECIFICATION TECHNIQUES FOR APPLICATIONS IN ENGINEERING, 2004, 3147 : 494 - 516
  • [7] 11.3.1 Formal Verification in System Design Process: From EFFBDs to Petri nets
    Seidner, Charlotte
    Lerat, Jean-Philippe
    Roux, Olivier H.
    [J]. INCOSE International Symposium, 2008, 18 (01) : 1273 - 1283
  • [8] Formal System Design and Verification: A Perspective
    Rajamani, Sriram
    [J]. ISOFT: PROCEEDINGS OF THE 13TH INNOVATIONS IN SOFTWARE ENGINEERING CONFERENCE, 2020,
  • [9] Design and formal verification of an intelligent alarm
    Li, Xin Ben
    Sun, De Chao
    [J]. WSEAS Transactions on Systems, 2007, 6 (03): : 576 - 581
  • [10] FORMAL DESIGN VERIFICATION OF DIGITAL CIRCUITRY
    BUTLER, RW
    SJOGREN, JA
    [J]. RELIABILITY ENGINEERING & SYSTEM SAFETY, 1991, 32 (1-2) : 67 - 93