A Design Phase Directed Formal Verification Process

被引:0
|
作者
John A. Keane
Walter Hussak
机构
[1] UMIST,Department of Computation
[2] Loughborough University,Department of Computer Science
来源
关键词
verification; temporal logic; high-level design; operating systems;
D O I
暂无
中图分类号
学科分类号
摘要
The presence of an effective verification process at an earlier phase of the system development lifecycle will have a greater impact on productivity and product quality than a verification process at a later phase. The usual verification process at the later coding phases involves some form of testing. As high-level design cannot be tested in the same way as code, an option at that phase is some kind of formal verification. A process of verification is presented for the high-level design phase of an operating system development, where both rigorous and formal verification are used, and the rigorous directs the formal. The methodology is based on temporal logic. Formal proofs are manageable on an in-house theorem prover.
引用
收藏
页码:255 / 269
页数:14
相关论文
共 50 条
  • [21] A survey of formal verification for business process modeling
    Morimoto, Shoichi
    [J]. COMPUTATIONAL SCIENCE - ICCS 2008, PT 2, 2008, 5102 : 514 - 522
  • [22] ALGORITHM FOR FORMAL VERIFICATION OF BUSINESS PROCESS TEMPLATES
    Varosyan, A. S.
    [J]. CYBERNETICS AND SYSTEMS ANALYSIS, 2011, 47 (02) : 228 - 240
  • [23] VERBUS: A formal model for business process verification
    Fisteus, JA
    Lopez, AM
    Kloos, CD
    [J]. INNOVATIONS THROUGH INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2004, : 238 - 241
  • [24] A DESCRIPTION OF A FORMAL VERIFICATION AND VALIDATION (FVV) PROCESS
    SMITH, B
    REESE, C
    LINDSAY, KS
    CRANE, B
    [J]. COMPASS 89 : PROCEEDINGS OF THE FOURTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY AND PROCESS SECURITY, 1989, : 71 - 78
  • [25] EDA formal verification - Expanding static verification with model checking and formal design rule checks
    Czeck, E
    Sandler, S
    [J]. ELECTRONIC ENGINEERING, 1999, 71 (869): : 35 - +
  • [26] Semi-formal verification of closed-loop specifications in the concept design phase
    Richter, Jan H.
    Friedrich, Stefan R.
    [J]. AT-AUTOMATISIERUNGSTECHNIK, 2017, 65 (02) : 115 - 123
  • [27] Verification of Operation Sequences in Process Simulate by Connecting a Formal Verification Tool
    Falkman, Petter
    Westman, Fredrik
    Modig, Christoffer
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION, VOLS 1-3, 2009, : 1207 - +
  • [28] Automatic generalized phase abstraction for formal verification
    Bjesse, P
    Kukula, J
    [J]. ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 1076 - 1082
  • [29] Games for formal design and verification of reactive systems
    Alur, Rajeev
    [J]. Fourth ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, 2006, : 3 - 3
  • [30] INCREMENTAL DESIGN AND FORMAL VERIFICATION OF MICROCODED MICROPROCESSORS
    HERBERT, JMJ
    [J]. IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1992, 10 : 157 - 174