共 50 条
- [21] A survey of formal verification for business process modeling [J]. COMPUTATIONAL SCIENCE - ICCS 2008, PT 2, 2008, 5102 : 514 - 522
- [23] VERBUS: A formal model for business process verification [J]. INNOVATIONS THROUGH INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2004, : 238 - 241
- [24] A DESCRIPTION OF A FORMAL VERIFICATION AND VALIDATION (FVV) PROCESS [J]. COMPASS 89 : PROCEEDINGS OF THE FOURTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY AND PROCESS SECURITY, 1989, : 71 - 78
- [25] EDA formal verification - Expanding static verification with model checking and formal design rule checks [J]. ELECTRONIC ENGINEERING, 1999, 71 (869): : 35 - +
- [27] Verification of Operation Sequences in Process Simulate by Connecting a Formal Verification Tool [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION, VOLS 1-3, 2009, : 1207 - +
- [28] Automatic generalized phase abstraction for formal verification [J]. ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 1076 - 1082
- [29] Games for formal design and verification of reactive systems [J]. Fourth ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, 2006, : 3 - 3
- [30] INCREMENTAL DESIGN AND FORMAL VERIFICATION OF MICROCODED MICROPROCESSORS [J]. IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1992, 10 : 157 - 174