VERBUS: A formal model for business process verification

被引:0
|
作者
Fisteus, JA [1 ]
Lopez, AM [1 ]
Kloos, CD [1 ]
机构
[1] Univ Carlos III Madrid, Telemat Engn Dept, Leganes 28911, Madrid, Spain
关键词
D O I
暂无
中图分类号
F [经济];
学科分类号
02 ;
摘要
Business process management is a key issue in B2B. Different process modelling languages and workflow management tools and frameworks have appeared to aid the development, deployment and management of e-commerce solutions. Nevertheless, there is not yet a framework to compel with tasks such as guaranteeing: safety outcomes of the run of a composition of processes, the eventual execution of processes under some condition, or the soundness of a design with respect to the specification. This is the mission of format methods. and they have been successfully applied in the fields of real-time software, hardware verification, and a growing list of application areas as the computation costs decrease. In this article we present VERBUS, a formal system for the modelling and verification of business processes. VERBUS allows a designer to specify properties for verification. The Finite State Machine theory is under the hood of VERBUS, providing the designer with a well-known and understandable approach, which offers a set of existing tools for verification or for compiling to other formats for the application of model-checkers.
引用
下载
收藏
页码:238 / 241
页数:4
相关论文
共 50 条
  • [21] Formal Verification of Temporal Constraints for Mobile Service-Based Business Process Models
    Zhao, Deng
    Gaaloul, Walid
    Zhang, Wenbo
    Zhu, Chunsheng
    Zhou, Zhangbing
    IEEE ACCESS, 2018, 6 : 59843 - 59852
  • [22] Detecting artifact anomalies in business process specifications with a formal model
    Wang, Ching-Huey
    Wang, Feng-Jian
    JOURNAL OF SYSTEMS AND SOFTWARE, 2009, 82 (10) : 1600 - 1619
  • [23] Formal Verification of Business Processes as Timed Automata
    Mendoza Morales, Luis E.
    Monsalve, Carlos
    Villavicencio, Monica
    2017 12TH IBERIAN CONFERENCE ON INFORMATION SYSTEMS AND TECHNOLOGIES (CISTI), 2017,
  • [24] Business Application Modeler: A Process Model Validation and Verification Tool
    Witt, Soeren
    Feja, Sven
    Speck, Andreas
    Hadler, Christian
    2014 IEEE 22ND INTERNATIONAL REQUIREMENTS ENGINEERING CONFERENCE (RE), 2014, : 333 - 334
  • [25] Formal verification of LSCs in the development process
    Brill, M
    Buschermöhle, R
    Damm, W
    Klose, J
    Westphal, B
    Wittke, H
    INTEGRATION OF SOFTWARE SPECIFICATION TECHNIQUES FOR APPLICATIONS IN ENGINEERING, 2004, 3147 : 494 - 516
  • [26] Model abstraction for formal verification
    Hsieh, YW
    Levitan, SP
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 140 - 147
  • [27] Framework for Business Process Verification
    Speck, Andreas
    Witt, Soeren
    Feja, Sven
    Lotyzc, Aneta
    Pulvermueller, Elke
    BUSINESS INFORMATION SYSTEMS, 2011, 87 : 50 - +
  • [28] VERIFICATION OF BUSINESS PROCESS WORKFLOWS
    Pranevicius, Henrikas
    Miseviciene, Regina
    TECHNOLOGICAL AND ECONOMIC DEVELOPMENT OF ECONOMY, 2012, 18 (04) : 623 - 635
  • [29] A Formal Model for Configurable Business Process with Optimal Cloud Resource Allocation
    Wakrime, Abderrahim Ait
    Boubaker, Souha
    Kallel, Slim
    Guermazi, Emna
    Gaaloul, Walid
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2021, 27 (07) : 693 - 713
  • [30] Formal Verification of Effectiveness of Control Activities in Business Processes
    Arimoto, Yasuhito
    Iida, Shusaku
    Futatsugi, Kokichi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (05): : 1342 - 1354