FPGA Implementation of High Speed Multiplier with Optimized Reduction Phase

被引：1

作者：

Singh, Arpita ^{[1
]}

Sharma, Abhay ^{[2
]}

Kumari, Priyanka ^{[1
]}

机构：

[1] Graph Era Univ, Dept Elect & Commun Engn, Dehra Dun 248002, Uttarakhand, India

[2] Graph Era Hill Univ, Dept Elect & Commun Engn, Dehra Dun 248002, Uttarakhand, India

来源：

INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017 | 2018年 / 624卷

关键词：

Wallace tree multiplier; Reduced partial products; Carry look-ahead adder; Delay; LUTs;

D O I：

10.1007/978-981-10-5903-2_21

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Multipliers play an important role in DSP applications hence, the delay executed by them is a dominating factor. Various multiplication algorithms are used to enhance the speed of the device. All these multipliers are then compared based on look up table (LUTs) and path delays. The simulated results show that the Wallace tree multiplier is the fastest multiplier, and by using carry look-ahead adder (CLA) for addition, delay is further reduced.

引用

页码：187 / 195

页数：9

共 50 条

[1] Implementation of Efficient Multiplier for High Speed Applications Using FPGA
Barakat, Mohamed
Saad, Waleed
Shokair, Mona
[J]. PROCEEDINGS OF 2018 13TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES), 2018, : 211 - 214
[2] VLSI Design of High Speed Vedic Multiplier for FPGA Implementation
Gavali, Kapil Ram
Kadam, Poonam
[J]. PROCEEDINGS OF 2ND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING & TECHNOLOGY ICETECH-2016, 2016, : 936 - 939
[3] Hardware Implementation of a High Speed Floating Point Multiplier Based on FPGA
Gong Renxi
Zhang Shangjun
Zhang Hainan
Meng Xiaobi
Gong Wenying
Xie Lingling
Huang Yang
[J]. ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, : 1902 - +
[4] FPGA Implementation of High Speed Multiplier using Higher Order Compressors
Marimuthu, R.
Balamurugan, S.
Tirumala, Bala Krishna
Mallick, P. S.
[J]. 2012 INTERNATIONAL CONFERENCE ON RADAR, COMMUNICATION AND COMPUTING (ICRCC), 2012, : 210 - 212
[5] Implementation of High Speed Matrix Multiplier using Vedic Mathematics on FPGA
Mogre, S. V.
Bhalke, D. G.
[J]. 1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 959 - 963
[6] High-Speed Hybrid Multiplier Design Using a Hybrid Adder with FPGA Implementation
Thamizharasan, V.
Kasthuri, N.
[J]. IETE JOURNAL OF RESEARCH, 2023, 69 (05) : 2301 - 2309
[7] A high speed pipelined radix-16 Booth multiplier architecture for FPGA implementation
Cekli, Serap
Akman, Ali
[J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 185
[8] FPGA IMPLEMENTATION OF HIGH SPEED VEDIC MULTIPLIER USING CSLA FOR PARALLEL FIR ARCHITECTURE
Naaz, Amina S.
Pradeep, M. N.
Bhairannawar, Satish
Halvi, Srinivas
[J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
[9] FPGA Implementation of Delay Optimized Single Precision Floating point Multiplier
Paldurai, K.
Hariharan, K.
[J]. ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS, 2015,
[10] High-speed FPGA implementation of full-word Montgomery multiplier for ECC applications
Khan, Safiullah
Javeed, Khalid
Shah, Yasir Ali
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2018, 62 : 91 - 101

← 1 2 3 4 5 →