Network on chip using a reconfigurable platform

被引：0

作者：

Sun, LP ^{[1
]}

Aboulhamid, EM ^{[1
]}

David, JP ^{[1
]}

机构：

[1] Univ Montreal, DIRO, Montreal, PQ H3C 3J7, Canada

来源：

PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3 | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes the design and FPGA implementation of a 3-dimensional hypercube multiprocessor network embedding 7 Xilinx MicroBlaze soft processors and one ARM7TDMI hard processor. The MicroBlaze network is synthesized in a XCV2000E FPGA (Xilinx). The whole system is running on the CMC Rapid Prototyping Platform. C language has been used to implement and test a parallel version of the "sort and merge" algorithm. Preliminary results show that the computation time can be reduced by a factor 3 when using 4 processors.

引用

页码：819 / 822

页数：4

共 50 条

[31] A system-on-chip dynamically reconfigurable FPGA platform for matrix inversion
Jianwen, Luo
Chuen, Jong Ching
[J]. 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 465 - 468
[32] Egret: A flexible platform for real-time reconfigurable systems on chip
Bergmann, N
Williams, J
Waldeck, P
[J]. ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 300 - 303
[33] Platform Independent GUI for Reconfigurable Ultrasonic System-on-Chip Hardware
Boulet, Clementine
Ricard, Eric Rovira
Gilliland, Spenser
Gonnot, Thomas
Saniie, Jafar
[J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2014, : 298 - 302
[34] Hierarchical Architecture for Network-on-Chip Platform
Lin, Liang-Yu
Lin, Huang-Kai
Wang, Cheng-Yeh
Van, Lan-Da
Jou, Jing-Yang
[J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 343 - +
[35] Design of Chip Verification Platform Based on Network
Yang, Pei
Chen, Weitong
Lai, Jinmei
[J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1485 - 1487
[36] Optimizing a Reconfigurable Power Distribution Network in a Multicore Platform
Lee, Woojoo
Wang, Yanzhi
Pedram, Massoud
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (07) : 1110 - 1123
[37] A Reconfigurable and Biologically Inspired Paradigmfor Computation Using Network-On-Chip and Spiking Neural Networks
Harkin, Jim
Morgan, Fearghal
McDaid, Liam
Hall, Steve
McGinley, Brian
Cawley, Seamus
[J]. INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2009, 2009
[38] Design of a reconfigurable network-on-chip for next generation FPGAs using Dynamic Partial Reconfiguration
Ramy, Ahmed
Mostafa, Hassan
Khalil, A. H.
[J]. MICROELECTRONICS JOURNAL, 2021, 108
[39] Reconfigurable Network-on-Chip for 3D Neural Network Accelerators
Firuzan, Arash
Modarressi, Mehdi
Daneshtalab, Masoud
Reshadi, Midia
[J]. 2018 TWELFTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2018,
[40] Modeling of Gaussian Network-Based Reconfigurable Network-on-Chip Designs
Wu, Yangbing
Zhao, Jianfeng
Chen, Deming
Guo, Donghui
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (07) : 2134 - 2142

← 1 2 3 4 5 →