Network on chip using a reconfigurable platform

被引：0

作者：

Sun, LP ^{[1
]}

Aboulhamid, EM ^{[1
]}

David, JP ^{[1
]}

机构：

[1] Univ Montreal, DIRO, Montreal, PQ H3C 3J7, Canada

来源：

PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3 | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes the design and FPGA implementation of a 3-dimensional hypercube multiprocessor network embedding 7 Xilinx MicroBlaze soft processors and one ARM7TDMI hard processor. The MicroBlaze network is synthesized in a XCV2000E FPGA (Xilinx). The whole system is running on the CMC Rapid Prototyping Platform. C language has been used to implement and test a parallel version of the "sort and merge" algorithm. Preliminary results show that the computation time can be reduced by a factor 3 when using 4 processors.

引用

页码：819 / 822

页数：4

共 50 条

[21] A Cascadable Random Neural Network Chip with Reconfigurable Topology
Badaroglu, Mustafa
Halici, Ugur
Aybay, Isik
Cerkez, Cuneyt
[J]. COMPUTER JOURNAL, 2010, 53 (03): : 289 - 303
[22] When reconfigurable architecture meets network-on-chip
Soares, R
Silva, IS
Azevedo, A
[J]. SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 216 - 221
[23] Reconfigurable Multichannel Down Convertor for on Chip Network in MRI
Jain, Vivek
Agrawal, Navneet Kumar
[J]. ICT AND CRITICAL INFRASTRUCTURE: PROCEEDINGS OF THE 48TH ANNUAL CONVENTION OF COMPUTER SOCIETY OF INDIA - VOL I, 2014, 248 : 799 - 806
[24] Design of Priority Based Reconfigurable Router in Network on Chip
Ponkumar, D. David Neels
Sushmitha, V
Saravanan, K.
[J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2019, 49 (04): : 203 - 210
[25] Integrated modelling and generation of a reconfigurable network-on-chip
Ching, Doris
Schaumont, Patrick
Verbauwhede, Ingrid
[J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2005, 1 (3-4) : 218 - 227
[26] An Efficient Dynamically Reconfigurable On-chip Network Architecture
Modarressi, Mehdi
Sarbazi-Azad, Hamid
Tavakkol, Arash
[J]. PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 166 - 169
[27] Reconfigurable Network-on-Chip based Convolutional Neural Network Accelerator
Firuzan, Arash
Modarressi, Mehdi
Reshadi, Midia
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 129
[28] RROCN: An on-chip network with regular reconfigurable topology for chip-multiprocessors
Luo, Hong-Yin
Wei, Shao-Jun
Guo, Dong-Hui
[J]. Journal of Computers (Taiwan), 2013, 24 (01) : 36 - 46
[29] A Platform for Multi Reconfigurable Instruction Set Processor System on Chip (MRPSoC)
Soleymanpour, Rahim
Mohammadi, Siamak
[J]. 2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 99 - +
[30] Performance Analysis of Reconfigurable Ultrasonic System-on-Chip Hardware Platform
Govindan, Pramod
Gilliland, Spenser
Kasaeifard, Alireza
Gonnot, Thomas
Saniie, Jafar
[J]. 2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2013, : 1550 - 1553

← 1 2 3 4 5 →