Model description and parameter extraction of on-chip spiral inductors for MMICs

被引:8
|
作者
Yin, WY [1 ]
Pan, SJ
Li, LW
Gan, YB
机构
[1] Natl Univ Singapore, Temasek Labs, Singapore 119260, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore
关键词
on-chip inductors; inductance; Q-factor; self-resonance frequency; FMI; local scalable formulas;
D O I
10.1002/mmce.10123
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A statistical description of the global performance of on-chip spiral inductors, based on extensive measurement is presented. These inductors were fabricated with different turn numbers or track lengths/track widths, but with the same spacing. From the S parameters measured using a de-embedding technique, the inductance L, Q factor, self-resonance frequency, and figure-of-merit indicator (FMI) of these inductors are determined. Various local scalable formulas are obtained in order to describe the features of these inductors. Based on extensive parametric studies, certain ways to improve these inductor performances can be found. (C) 2004 Wiley Periodicals, Inc.
引用
收藏
页码:111 / 121
页数:11
相关论文
共 50 条
  • [21] Microwave modeling and parameter extraction method for multilayer on-chip inductors
    Gao, Jianjun
    Yang, Chen
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2013, 23 (03) : 343 - 348
  • [22] Systematic Modeling and Parameter Extraction for On-Chip Inductors in CMOS Technology
    Sejas-Garcia, Svetlana C.
    Torres-Torres, Reydezel
    Moreira, Luiz C.
    2013 SBMO/IEEE MTT-S INTERNATIONAL MICROWAVE & OPTOELECTRONICS CONFERENCE (IMOC), 2013,
  • [23] Modeling of Rectangular On-Chip Spiral Inductors
    Sathyasree, J.
    Vanukuru, Venkata
    Nair, Deleep
    Chakravorty, Anjan
    2016 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC2016), 2016,
  • [24] Analysis and synthesis of on-chip spiral inductors
    Talwalkar, NA
    Yue, CP
    Wong, SS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (02) : 176 - 182
  • [25] A simplified approach for automatic extraction of model parameters of spiral inductors for design of MMICs
    Gupta, Samuder
    Chander, Subhash
    Kumar, Ashok
    Sehgal, B. K.
    PHYSICS OF SEMICONDUCTOR DEVICES, 2014, : 259 - 261
  • [26] ENHANCED DOUBLE-PI MODEL FOR ON-CHIP SPIRAL INDUCTORS
    Ma, Minglin
    Li, Zhijun
    Zhang, Xue
    Jin, Xiangliang
    Sun, Yichuang
    ELECTRONICS WORLD, 2016, 122 (1966): : 30 - 34
  • [27] Analysis of on-chip spiral inductors using the distributed capacitance model
    Wu, CH
    Tang, CC
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) : 1040 - 1044
  • [28] A simplified distribution parasitic capacitance model for on-chip spiral inductors
    Masuda, T
    Kodama, A
    Nakamura, T
    Shiramizu, N
    Wada, S
    Hashimoto, T
    Washio, K
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 111 - +
  • [29] Analysis of on-chip spiral inductors using the distributed capacitance model
    Wi, CH
    Tang, CC
    Liu, SI
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 259 - 262
  • [30] Double-πfully scalable model for on-chip spiral inductors
    刘军
    钟琳
    王皇
    艾进才
    孙玲玲
    余志平
    Marissa Condon
    半导体学报, 2012, 33 (08) : 71 - 81