Analysis of on-chip spiral inductors using the distributed capacitance model

被引:64
|
作者
Wu, CH [1 ]
Tang, CC
Liu, SI
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
关键词
distributed capacitance model (DCM); miniature three-dimensional inductor; on-chip inductor; stacked inductor;
D O I
10.1109/JSSC.2003.811965
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a distributed capacitance model (I)CM) for monolithic spiral inductors is developed to predict the equivalent capaciting coupling capacitances C-p between the two terminals and the equivalent capacitance between the metal track and the substrate C-sub. Therefore, the characteristics of inductors such as the S parameter, the quality factor Q, and the self-resonant frequency f(SR) can be predicted by its series inductance, equivalent capacitances, and series resistance. A large number of inductors have been implemented in 0.25- and 0.35-mum CMOS processes to demonstrate the prediction accuracy. For planar and multilayer inductors, DCM can provide a quick and accurate assessment to the design of monolithic spiral inductors.
引用
收藏
页码:1040 / 1044
页数:5
相关论文
共 50 条
  • [1] Analysis of on-chip spiral inductors using the distributed capacitance model
    Wi, CH
    Tang, CC
    Liu, SI
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 259 - 262
  • [2] Scalable distributed-capacitance model for silicon on-chip spiral inductors
    Huang, Fengyi
    Lu, Jingxue
    Jiang, Nan
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2006, 48 (07) : 1423 - 1427
  • [3] A simplified distribution parasitic capacitance model for on-chip spiral inductors
    Masuda, T
    Kodama, A
    Nakamura, T
    Shiramizu, N
    Wada, S
    Hashimoto, T
    Washio, K
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 111 - +
  • [4] Compact model for on-chip spiral inductors
    Wang, JN
    Rowland, J
    Zhu, XY
    Hutchens, C
    Zhang, YM
    2004 IEEE REGION 5 CONFERENCE: ANNUAL TECHNICAL AND LEADERSHIP WORKSHOP, 2004, : 99 - 101
  • [5] A comprehensive model for on-chip spiral inductors
    Hosseinieh, BK
    Masoumi, N
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 127 - 131
  • [6] Analysis and synthesis of on-chip spiral inductors
    Talwalkar, NA
    Yue, CP
    Wong, SS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (02) : 176 - 182
  • [7] Analysis of modeling approaches for on-chip spiral inductors
    Wang, Huang
    Sun, Lingling
    Liu, Jun
    Yu, Zhiping
    Gao, Jianjun
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2012, 22 (03) : 377 - 386
  • [8] Comparative Analysis of various On-Chip Spiral Inductors
    Beryl, R.
    Vaithianathan, V.
    Kirubaveni, S.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 437 - 441
  • [9] Modeling of on-chip spiral inductors
    Hashemi, S
    Safarian, Z
    Masoumi, N
    17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 75 - 81
  • [10] Transfer Function Analysis and Broadband Scalable Model for On-Chip Spiral Inductors
    Wang, Huang
    Sun, Lingling
    Liu, Jun
    Zou, Huanhuan
    Yu, Zhiping
    Gao, Jianjun
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2011, 59 (07) : 1696 - 1708