Model description and parameter extraction of on-chip spiral inductors for MMICs

被引:8
|
作者
Yin, WY [1 ]
Pan, SJ
Li, LW
Gan, YB
机构
[1] Natl Univ Singapore, Temasek Labs, Singapore 119260, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore
关键词
on-chip inductors; inductance; Q-factor; self-resonance frequency; FMI; local scalable formulas;
D O I
10.1002/mmce.10123
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A statistical description of the global performance of on-chip spiral inductors, based on extensive measurement is presented. These inductors were fabricated with different turn numbers or track lengths/track widths, but with the same spacing. From the S parameters measured using a de-embedding technique, the inductance L, Q factor, self-resonance frequency, and figure-of-merit indicator (FMI) of these inductors are determined. Various local scalable formulas are obtained in order to describe the features of these inductors. Based on extensive parametric studies, certain ways to improve these inductor performances can be found. (C) 2004 Wiley Periodicals, Inc.
引用
收藏
页码:111 / 121
页数:11
相关论文
共 50 条
  • [31] A physical model for on-chip spiral inductors with accurate substrate modeling
    Huo, X.
    Chan, Philip C. H.
    Chen, Kevin J.
    Luong, Howard C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) : 2942 - 2949
  • [32] RF modeling and parameter extraction for GaAs-based on-chip inductors
    Gao, Hanqi
    Zhang, Ao
    Jin, Jing
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2020, 62 (05) : 1930 - 1934
  • [33] Performance trends of on-chip spiral inductors for RFICs
    Pan, Shu Jun
    Li, Le-Wei
    Yin, Wen-Yan
    Progress in Electromagnetics Research, 2004, 45 : 123 - 151
  • [34] Design optimization methodology for on-chip spiral inductors
    Okada, K
    Hoshino, H
    Onodera, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06) : 933 - 941
  • [35] A Study of On-Chip Stacked Multiloop Spiral Inductors
    Yang, Kai
    Yin, Wen-Yan
    Shi, Jinglin
    Kang, Kai
    Mao, Jun-Fa
    Zhang, Y. P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) : 3236 - 3245
  • [36] Analysis of modeling approaches for on-chip spiral inductors
    Wang, Huang
    Sun, Lingling
    Liu, Jun
    Yu, Zhiping
    Gao, Jianjun
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2012, 22 (03) : 377 - 386
  • [37] Comparative Analysis of various On-Chip Spiral Inductors
    Beryl, R.
    Vaithianathan, V.
    Kirubaveni, S.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 437 - 441
  • [38] A Substrate Model for On-Chip Tapered Spiral Inductors With Forward and Reverse Excitations
    Sathyasree, J.
    Vanukuru, Venkata
    Nair, Deleep R.
    Chakravorty, Anjan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 802 - 805
  • [39] Double- pi fully scalable model for on-chip spiral inductors
    Liu Jun
    Zhong Lin
    Wang Huang
    Wen Jincai
    Sun Lingling
    Yu Zhiping
    Condon, Marissa
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (08)
  • [40] A Novel Compact Model for On-Chip Vertically-Coiled Spiral Inductors
    Bing Hou
    Tong Liu
    Jun Liu
    Junli Chen
    Faxin Yu
    Wenbo Wang
    Journal of Electronic Testing, 2016, 32 : 649 - 652