Multi-Histogram ADC BIST System for ADC Linearity Testing

被引：4

作者：

Chan, Koay Soon ^{[1
]}

Nordin, Nuzrul Fahmi ^{[1
]}

Chan, Kim Chon ^{[1
]}

Lok, Terk Zyou ^{[1
]}

Yong, Chee Wai ^{[1
]}

机构：

[1] Marvell Semicond Sdn Bhd, George Town, Malaysia

来源：

2013 22ND ASIAN TEST SYMPOSIUM (ATS) | 2013年

关键词：

Built-in Self-test; ADC BIST; ADC linearity test; Histogram testing; Triangle wave;

D O I：

10.1109/ATS.2013.47

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes an ADC BIST system that utilizes a modified linear ramp histogram approach to test the linearity of an ADC with 10 bits of resolution on a System-On-Chip (SoC). The system tests the differential non-linearity (DNL) and Integral Non-linearity (INL) of an ADC. The ADC is tested in sections using a small amplitude triangle wave which is generated by charging and discharging an on-chip capacitor. This is an alternative solution to test an ADC when ADC-DAC loopback testing is not feasible. Both the ADC and BIST are designed in the 40nm process node. Simulation results show that the BIST is capable of testing a 10-bit ADC.

引用

页码：213 / 214

页数：2

共 50 条

[31] ADC sinewave histogram testing with quasi-coherent sampling
Carbone, P
Chiorboli, G
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2001, 50 (04) : 949 - 953
[32] IEEE Std 1241: The benefits and risks of ADC histogram testing
Max, S
IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 704 - 709
[33] Pseudo-BIST: A Novel Technique for SAR-ADC Testing
Gupta, Yatharth
Deb, Sujay
Singh, Vikrant
Srinivasan, V. N.
Sharma, Manish
Das, Sabyasachi
VLSI DESIGN AND TEST, 2017, 711 : 168 - 178
[34] Experimental Results of Testing a BIST Σ–Δ ADC on the HOY Wireless Test Platform
Shao-Feng Hung
Hao-Chiao Hong
Journal of Electronic Testing, 2012, 28 : 571 - 584
[35] DETERMINING ADC EFFECTIVE NUMBER OF BITS VIA HISTOGRAM TESTING
WAGDY, MF
AWAD, SS
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1991, 40 (04) : 770 - 772
[36] A self calibrated ADC BIST methodology
Chen, HK
Wang, CH
Su, CC
20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 117 - 122
[37] Implementation of a BIST scheme for ADC test
Wu, GL
Rao, J
Ren, AL
Ling, M
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1128 - 1131
[38] Efficiency of ADC linearity estimators
Carbone, P
Nunzi, E
Petri, D
IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 1858 - 1861
[39] Code-width testing-based compact ADC BIST circuit
Lee, D
Yoo, K
Kim, K
Han, G
Kang, S
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (11) : 603 - 606
[40] ADC/DAC Loopback Linearity Testing by DAC Output Offsetting and Scaling
Huang, Xuan-Lun
Huang, Jiun-Lang
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (10) : 1765 - 1774

← 1 2 3 4 5 →