Efficient Implementation of Convolution Encoder and Viterbi Decoder

被引：0

作者：

Soreng, Bineeta ^{[1
]}

Kumar, Saurabh ^{[1
]}

机构：

[1] Natl Inst Technol, Dept Elect & Commun Engn, Rourkela 769008, India

来源：

PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013) | 2013年

关键词：

Convolution Encoder; VHDL; Viterbi Decoder; Stratix IV;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper describes about the Convolution Encoder and Viterbi Decoder algorithm. The main aim is to achieve encoding and decoding rate as per WiMAX standard. Here, Convolution Encoder and Viterbi Decoder of code rate 1/2, constraint length 7; generator polynomial (171,133) has been implemented on EP4SGX70HF35C2 device of Stratix IV family in Altera DE board. Coding style of VHDL is used. The design has been synthesized using Altera Quartus II vl1.0 and has been simulated using ModelSim Altera Starter Edition 6.6d. The comparison results show a large improvement in area.

引用

页码：1270 / 1273

页数：4

共 50 条

[21] IMPLEMENTATION OF A VITERBI DECODER OF REDUCED WORD SIZE
SALABAY, AV
ORLOV, DV
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1989, 44 (06) : 110 - 111
[22] Design and implementation of a Viterbi decoder using FPGAs
Pandita, B
Roy, SK
TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 611 - 614
[23] Design and Implementation of Viterbi Decoder Using VHDL
Thakur, Akash
Chattopadhyay, Manju K.
3RD INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS-2017), 2018, 331
[24] FPGA Implementation of Viterbi Decoder for Satellite System
Pavlenko, M. P.
Bychkov, V. E.
Pravda, V., I
VISNYK NTUU KPI SERIIA-RADIOTEKHNIKA RADIOAPARATOBUDUVANNIA, 2012, (49): : 71 - 76
[25] Polar Code Encoder and Decoder Implementation
Cyriac, Ajith
Narayanan, Gayathri
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 294 - 302
[26] The design and implementation of TPC encoder and decoder
Xiang, L. J.
Wang, Z. B.
Yuan, J. B.
Zheng, L. H.
8TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT 2015), 2016, 679
[27] Convolutional Encoder and Viterbi Decoder Using SOPC For Variable Constraint Length
Kulkarni, Anuradha
Mantri, Dnyaneshwar
Prasad, Neeli R.
Prasad, Ramjee
PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2013, : 1651 - 1655
[28] An efficient Viterbi decoder design for DMB receiver
Kim, H
Lee, B
Kim, S
Shin, S
Ahn, J
ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 569 - 572
[29] Different Approaches For Implementation of Viterbi decoder on reconfigurable platform
Mandwale, Amruta J.
Mulani, Altaf O.
2015 INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING (ICPC), 2015,
[30] Power Efficient Priority Encoder and Decoder
Singha, Thockchom Birjit
Konwari, Shruti
Roy, Soumik
Vanlalchaka, Reginald H.
2014 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2014,

← 1 2 3 4 5 →