Efficient Implementation of Convolution Encoder and Viterbi Decoder

被引：0

作者：

Soreng, Bineeta ^{[1
]}

Kumar, Saurabh ^{[1
]}

机构：

[1] Natl Inst Technol, Dept Elect & Commun Engn, Rourkela 769008, India

来源：

PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013) | 2013年

关键词：

Convolution Encoder; VHDL; Viterbi Decoder; Stratix IV;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper describes about the Convolution Encoder and Viterbi Decoder algorithm. The main aim is to achieve encoding and decoding rate as per WiMAX standard. Here, Convolution Encoder and Viterbi Decoder of code rate 1/2, constraint length 7; generator polynomial (171,133) has been implemented on EP4SGX70HF35C2 device of Stratix IV family in Altera DE board. Coding style of VHDL is used. The design has been synthesized using Altera Quartus II vl1.0 and has been simulated using ModelSim Altera Starter Edition 6.6d. The comparison results show a large improvement in area.

引用

页码：1270 / 1273

页数：4

共 50 条

[31] NOVEL VITERBI DECODER VLSI IMPLEMENTATION AND ITS PERFORMANCE
KUBOTA, S
KATO, S
ISHITANI, T
IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (08) : 1170 - 1178
[32] Architectures for the Implementation of a OFDM-WLAN Viterbi Decoder
F. Angarita
M. J. Canet
T. Sansaloni
J. Valls
V. Almenar
Journal of Signal Processing Systems, 2008, 52 : 35 - 44
[33] Design and FPGA Implementation of Block Synchronizer for Viterbi Decoder
Sharma, Satish
Sunil
Vasudevamurthy, H. S.
Valarmathi, N.
2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, : 908 - 912
[34] Optimization and implementation of a Viterbi decoder under flexibility constraints
Kamuf, Matthias
Owall, Viktor
Anderson, John B.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (08) : 2411 - 2422
[35] FPGA Design and Implementation of the Joint Viterbi Detector Decoder
Hamadicharef, Brahim
Chan, Kheong Sann
2016 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS), 2016,
[36] Architectures for the implementation of a OFDM-WLAN Viterbi Decoder
Angarita, F.
Canet, M. J.
Sansaloni, T.
Valls, J.
Almenar, V.
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 52 (01): : 35 - 44
[37] Design and Implementation of Highly Efficient Soft-Decision Viterbi Decoder in Trellis Coded Modulation
Xu Zhan
An Jianping
PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 234 - 237
[38] A real-time embedded software implementation of a turbo encoder and Soft Output Viterbi Algorithm based turbo decoder
Sabir, MF
Tripathi, R
Evans, BL
Bovik, AC
THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1099 - 1103
[39] Power-Efficient Viterbi Decoder Architecture and Field Programmeble Gate Arrays Fpga Implementation
Ozbay, Burcu
Cekli, Serap
ELECTRICA, 2018, 18 (01): : 52 - 59
[40] Efficient Decoder Reduction for a Variety of Encoder-Decoder Problems
van der Putten, Joost
van der Sommen, Fons
De With, Peter H. N.
IEEE ACCESS, 2020, 8 : 169444 - 169455

← 1 2 3 4 5 →