Redistribution Layer Routing for Wafer-Level Integrated Fan-Out Package-on-Packages

被引:0
|
作者
Lin, Ting-Chou [1 ]
Chi, Chia-Chih [2 ]
Chang, Yao-Wen [1 ,2 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
关键词
ALGORITHM;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wafer-level integrated fan-out (InFO) package-onpackage (PoP) is a promising 3D packaging technology, which usually consists of a bottom package with the InFO technique, and a top package stacked on the bottom package. Different from the traditional PoPs, there are frontside and backside redistribution layers (RDLs) in the InFO PoP for signal redistributions. To the best of our knowledge, there is still no previous work specifically tackling the RDL routing for the InFO PoP. Previous works on RDL routing mainly deal with the following three types of routing: the free-assignment, pre-assignment, and unified-assignment routing for single or multiple chips. In this paper, a new RDL routing problem for the InFO PoP is formulated. To remedy the deficiencies of lacking the interactions between frontside and backside RDLs, we present the first work in the literature to handle the unified-assignment multi-layer multi-package RDL routing problem (without RDL vias), considering layer assignment, layer number minimization, and total wirelength minimization. We propose an algorithm based on extracting increasing subsequences (IS), which transforms a routing sequence into two directed acyclic graphs (DAGs), namely, IS-DAG and Constraint-DAG. By minimizing the number of vertices on the longest path on the Constraint-DAG, we implicitly minimize the layer number. Furthermore, we perform backtracking on the IS-DAG to efficiently assign the connections to appropriate layers to avoid long detours. Experimental results show that our router can achieve 100% routablility for all given test cases, while the previous works with extensions fail all test cases even with more frontside RDLs.
引用
下载
收藏
页码:561 / 568
页数:8
相关论文
共 50 条
  • [41] Numerical and Experimental Study of Fan-out Wafer Level Package Strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 2187 - 2192
  • [42] Thermal Test Effect on Fan-out Wafer Level Package Strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    2017 12TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2017, : 271 - 274
  • [43] Development of liquid molding compound for fan-out wafer level package
    Kan K.
    Oi Y.
    Fujii Y.
    Journal of Japan Institute of Electronics Packaging, 2020, 23 (06) : 501 - 506
  • [44] Integration of MEMS/ Sensors in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP)
    Cardoso, Andre
    Kroehnert, Steffen
    Pinto, Raquel
    Fernandes, Elisabete
    Barros, Isabel
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 801 - 807
  • [45] System in package embedding III-V chips by fan-out wafer-level packaging for RF applications
    Garnier, Arnaud
    Castagne, Laetitia
    Greco, Florent
    Guillemet, Thomas
    Marechal, Laurent
    Neffati, Mehdy
    Franiatte, Remi
    Coudrain, Perceval
    Piotrowicz, Stephane
    Simon, Gilles
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 2016 - 2023
  • [46] From Fan-out Wafer to Fan-out Panel Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Voges, S.
    Thomas, T.
    Kahle, R.
    Lang, K. -D.
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 29 - 32
  • [47] Physics-based Nested-ANA Approach for Fan-Out Wafer-Level Package Reliability Prediction
    Yao, Peilun
    Yang, Jun
    Zhang, Yonglin
    Fan, Xiaoshun
    Chen, Haibin
    Yang, Jinglei
    Wu, Jingshen
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1827 - 1833
  • [48] Process and Reliability of Large Fan-Out Wafer Level Package based Package-on-Package
    Rao, Vempati Srinivasa
    Chong, Chai Tai
    Ho, David
    Zhi, Ding Mian
    Choong, Chong Ser
    Lim, Sharon P. S.
    Ismael, Daniel
    Liang, Ye Yong
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 615 - 622
  • [49] Experimental and simulative study of warpage behavior for fan-out wafer-level packaging
    van Dijk, Marius
    Huber, Saskia
    Stegmaier, Andreas
    Walter, Hans
    Wittler, Olaf
    Schneider-Ramelow, Martin
    MICROELECTRONICS RELIABILITY, 2022, 135
  • [50] Design, Materials, Process, Fabrication, and Reliability of Fan-Out Wafer-Level Packaging
    Lau, John H.
    Li, Ming
    Li, Qingqian Margie
    Xu, Iris
    Chen, Tony
    Li, Zhang
    Tan, Kim Hwee
    Yong, Qing Xiang
    Cheng, Zhong
    Wee, Koh Sau
    Beica, Rozalia
    Ko, C. T.
    Lim, Sze Pei
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Cheung, Yiu-Ming
    Ng, Eric
    Xi, Cao
    Ran, Jiang
    Yang, Henry
    Chen, Y. H.
    Lee, N. C.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (06): : 991 - 1002