Physics-based Nested-ANA Approach for Fan-Out Wafer-Level Package Reliability Prediction

被引:1
|
作者
Yao, Peilun [1 ]
Yang, Jun [1 ]
Zhang, Yonglin [1 ]
Fan, Xiaoshun [1 ]
Chen, Haibin [1 ]
Yang, Jinglei [1 ]
Wu, Jingshen [2 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Mech & Aerosp Engn, Hong Kong, Peoples R China
[2] Hong Kong Univ Sci & Technol, Smart Mfg Thrust, Syst Hub, Guangzhou, Peoples R China
关键词
Physics-based machine learning; nested-artificial neural network; fan-out wafer-level package; finite element modeling; reliability; RELAXATION;
D O I
10.1109/ECTC51906.2022.00287
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the current electronic package simulation evaluation process, the main steps include material characterization, data treatment and finite element modeling (FEM). In the workflow, the data treatment and FEM computation are complex and time-consuming, especially when time-and temperature-dependent behaviors are involved. In this work, a physics-based machine learning (PB-ML) nested-artificial neural network (ANN) algorithm is developed to optimize the process flow and improve work efficiency. The proposed physics-based nested-ANN model consists of a material-ANN and a mechanical-ANN. The material-ANN is the initial surrogate model constructed and trained by raw test data and physical domain to generate material property data for further numerical computation, while the mechanical-ANN is a sequent surrogate model implementing the output of the material-ANN as a feature and the FEM data as a label to train and predict the package system performance. The proposed framework is developed and applied to a fan-out wafer-level package (FOWLP) reliability evaluation considering the effect of viscoelastic property of epoxy molding compound (EMC) materials. The system performance of the FOWLP during the post-molding cure (PMC) process is characterized by the framework. The material-ANN employs dynamic mechanical analysis (DMA) data of a series of EMC materials as input and mathematic models, including the Prony model and WLF formula, to characterize the viscoelastic behavior as outputs, which are then forwarded to the mechanical-ANN as inputs to predict the mechanical response of the package during PMC. The average maximum accurate percentage error (MAPE) and the coefficient of determination (R 2 ) are 8.87%, 0.7793, 4.99%, 0.9545, 14.89% and 0.8861 for the maximum accumulated creep strain (CEEQ), the maximum von Mises stress and the maximum warpage deformation, respectively. The well-constructed nested-ANN model demonstrates a calculation time of 13.2s which is highly reduced compared with the data treatment and FEM process. This method is proved to be featured with high efficiency inherited from PB-ML model and accuracy from physical governing functions. The framework developed in this work paves a new way for computation source saving and work process acceleration in packaging system reliability evaluation.
引用
收藏
页码:1827 / 1833
页数:7
相关论文
共 50 条
  • [1] Shear performance and accelerated reliability of solder interconnects for fan-out wafer-level package
    Zhang, Shuye
    Duan, Ran
    Xu, Sunwu
    Xue, Panfei
    Wang, Chengqian
    Chen, Jieshi
    Paik, Kyung-Wook
    He, Peng
    [J]. JOURNAL OF ADVANCED JOINING PROCESSES, 2022, 5
  • [2] Process and Reliability of Large Fan-Out Wafer Level Package based Package-on-Package
    Rao, Vempati Srinivasa
    Chong, Chai Tai
    Ho, David
    Zhi, Ding Mian
    Choong, Chong Ser
    Lim, Sharon P. S.
    Ismael, Daniel
    Liang, Ye Yong
    [J]. 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 615 - 622
  • [3] A Mechanics Model for the Moisture Induced Delamination in Fan-Out Wafer-Level Package
    Chiu, Tz-Cheng
    Wu, Ji-Yen
    Liu, Wei-Te
    Liu, Chang-Wei
    Chen, Dao-Long
    Shih, MengKai
    Tarng, David
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1205 - 1211
  • [4] Design, Materials, Process, Fabrication, and Reliability of Fan-Out Wafer-Level Packaging
    Lau, John H.
    Li, Ming
    Li, Qingqian Margie
    Xu, Iris
    Chen, Tony
    Li, Zhang
    Tan, Kim Hwee
    Yong, Qing Xiang
    Cheng, Zhong
    Wee, Koh Sau
    Beica, Rozalia
    Ko, C. T.
    Lim, Sze Pei
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Cheung, Yiu-Ming
    Ng, Eric
    Xi, Cao
    Ran, Jiang
    Yang, Henry
    Chen, Y. H.
    Lee, N. C.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (06): : 991 - 1002
  • [5] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John
    Li, Ming
    Li, Margie
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Y. M.
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Y. H.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2360 - 2366
  • [6] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John H.
    Li, Ming
    Qingqian, Margie Li
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Yiu-Ming
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Yu-Hua
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky S. W.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1544 - 1560
  • [7] Redistribution Layer Routing for Wafer-Level Integrated Fan-Out Package-on-Packages
    Lin, Ting-Chou
    Chi, Chia-Chih
    Chang, Yao-Wen
    [J]. 2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 561 - 568
  • [8] An RDL-First Fan-out Wafer-level Package for Heterogeneous Integration Applications
    Lin, Yu-Min
    Wu, Sheng-Tsai
    Shen, Wen-Wei
    Huang, Shin-Yi
    Kuo, Tzu-Ying
    Lin, Ang-Ying
    Chang, Tao-Chih
    Chang, Hsiang-Hung
    Lee, Shu-Man
    Lee, Chia-Hsin
    Su, Jay
    Liu, Xiao
    Wu, Qi
    Chen, Kuan-Neng
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 349 - 354
  • [9] Antenna in package design and measurement for millimeter-wave applications in fan-out wafer-level package
    Chen, Ying
    Li, Jun
    Ding, Fei
    Cao, Liqiang
    [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (14):
  • [10] Fan-out Wafer Level Package for Memory Applications
    Son, Ho-Young
    Sung, Ki-Jun
    Choi, Bok-Kyu
    Kim, Jong-Hoon
    Lee, Kangwook
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1349 - 1354