Redistribution Layer Routing for Wafer-Level Integrated Fan-Out Package-on-Packages

被引:0
|
作者
Lin, Ting-Chou [1 ]
Chi, Chia-Chih [2 ]
Chang, Yao-Wen [1 ,2 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
关键词
ALGORITHM;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wafer-level integrated fan-out (InFO) package-onpackage (PoP) is a promising 3D packaging technology, which usually consists of a bottom package with the InFO technique, and a top package stacked on the bottom package. Different from the traditional PoPs, there are frontside and backside redistribution layers (RDLs) in the InFO PoP for signal redistributions. To the best of our knowledge, there is still no previous work specifically tackling the RDL routing for the InFO PoP. Previous works on RDL routing mainly deal with the following three types of routing: the free-assignment, pre-assignment, and unified-assignment routing for single or multiple chips. In this paper, a new RDL routing problem for the InFO PoP is formulated. To remedy the deficiencies of lacking the interactions between frontside and backside RDLs, we present the first work in the literature to handle the unified-assignment multi-layer multi-package RDL routing problem (without RDL vias), considering layer assignment, layer number minimization, and total wirelength minimization. We propose an algorithm based on extracting increasing subsequences (IS), which transforms a routing sequence into two directed acyclic graphs (DAGs), namely, IS-DAG and Constraint-DAG. By minimizing the number of vertices on the longest path on the Constraint-DAG, we implicitly minimize the layer number. Furthermore, we perform backtracking on the IS-DAG to efficiently assign the connections to appropriate layers to avoid long detours. Experimental results show that our router can achieve 100% routablility for all given test cases, while the previous works with extensions fail all test cases even with more frontside RDLs.
引用
收藏
页码:561 / 568
页数:8
相关论文
共 50 条
  • [1] Redistribution Layer Routing for Integrated Fan-Out Wafer-Level Chip-Scale Packages
    Lin, Bo-Qiao
    Lin, Ting-Chou
    Chang, Yao-Wen
    [J]. 2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [2] Fracture Simulation of Redistribution Layer in Fan-Out Wafer-Level Package Based on Fatigue Crack Growth Characteristics of Insulating Polymer
    Nagase, Koichi
    Fujii, Atsushi
    Zhong, Kaiwen
    Kariya, Yoshiharu
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1602 - 1607
  • [3] REDISTRIBUTION-LAYERS FOR FAN-OUT WAFER-LEVEL PACKAGING AND HETEROGENEOUS INTEGRATIONS
    Lau, John H.
    [J]. 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [4] A Mechanics Model for the Moisture Induced Delamination in Fan-Out Wafer-Level Package
    Chiu, Tz-Cheng
    Wu, Ji-Yen
    Liu, Wei-Te
    Liu, Chang-Wei
    Chen, Dao-Long
    Shih, MengKai
    Tarng, David
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1205 - 1211
  • [5] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John
    Li, Ming
    Li, Margie
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Y. M.
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Y. H.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2360 - 2366
  • [6] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John H.
    Li, Ming
    Qingqian, Margie Li
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Yiu-Ming
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Yu-Hua
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky S. W.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1544 - 1560
  • [7] An RDL-First Fan-out Wafer-level Package for Heterogeneous Integration Applications
    Lin, Yu-Min
    Wu, Sheng-Tsai
    Shen, Wen-Wei
    Huang, Shin-Yi
    Kuo, Tzu-Ying
    Lin, Ang-Ying
    Chang, Tao-Chih
    Chang, Hsiang-Hung
    Lee, Shu-Man
    Lee, Chia-Hsin
    Su, Jay
    Liu, Xiao
    Wu, Qi
    Chen, Kuan-Neng
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 349 - 354
  • [8] Shear performance and accelerated reliability of solder interconnects for fan-out wafer-level package
    Zhang, Shuye
    Duan, Ran
    Xu, Sunwu
    Xue, Panfei
    Wang, Chengqian
    Chen, Jieshi
    Paik, Kyung-Wook
    He, Peng
    [J]. JOURNAL OF ADVANCED JOINING PROCESSES, 2022, 5
  • [9] Three-Dimensional Integrated Fan-Out Wafer-Level Package Micro-Bump Electromigration Study
    Tian, Wenchao
    Gao, Ran
    Gu, Lin
    Ji, Haoyue
    Zhou, Liming
    [J]. MICROMACHINES, 2023, 14 (06)
  • [10] Antenna in package design and measurement for millimeter-wave applications in fan-out wafer-level package
    Chen, Ying
    Li, Jun
    Ding, Fei
    Cao, Liqiang
    [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (14):