Redistribution Layer Routing for Wafer-Level Integrated Fan-Out Package-on-Packages

被引:0
|
作者
Lin, Ting-Chou [1 ]
Chi, Chia-Chih [2 ]
Chang, Yao-Wen [1 ,2 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
关键词
ALGORITHM;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wafer-level integrated fan-out (InFO) package-onpackage (PoP) is a promising 3D packaging technology, which usually consists of a bottom package with the InFO technique, and a top package stacked on the bottom package. Different from the traditional PoPs, there are frontside and backside redistribution layers (RDLs) in the InFO PoP for signal redistributions. To the best of our knowledge, there is still no previous work specifically tackling the RDL routing for the InFO PoP. Previous works on RDL routing mainly deal with the following three types of routing: the free-assignment, pre-assignment, and unified-assignment routing for single or multiple chips. In this paper, a new RDL routing problem for the InFO PoP is formulated. To remedy the deficiencies of lacking the interactions between frontside and backside RDLs, we present the first work in the literature to handle the unified-assignment multi-layer multi-package RDL routing problem (without RDL vias), considering layer assignment, layer number minimization, and total wirelength minimization. We propose an algorithm based on extracting increasing subsequences (IS), which transforms a routing sequence into two directed acyclic graphs (DAGs), namely, IS-DAG and Constraint-DAG. By minimizing the number of vertices on the longest path on the Constraint-DAG, we implicitly minimize the layer number. Furthermore, we perform backtracking on the IS-DAG to efficiently assign the connections to appropriate layers to avoid long detours. Experimental results show that our router can achieve 100% routablility for all given test cases, while the previous works with extensions fail all test cases even with more frontside RDLs.
引用
收藏
页码:561 / 568
页数:8
相关论文
共 50 条
  • [31] Selection and Characterization of Photosensitive Polyimide for Fan-Out Wafer-Level Packaging
    Gao, Rongwei
    Ma, Rui
    Li, Jun
    Su, Meiying
    Hou, Fengze
    Cao, Liqiang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (02): : 368 - 374
  • [32] Temporary Bonding and Debonding Technologies for Fan-out Wafer-Level Packaging
    Wu, Qi
    Liu, Xiao
    Han, Kuo
    Bai, Dongshun
    Flaim, Tony
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 890 - 895
  • [33] Viscoelastic Warpage Modeling of Fan-Out Wafer-Level Packaging During Wafer-Level Mold Cure Process
    Cheng, Hsien-Chie
    Wu, Zong-Da
    Liu, Yan-Cheng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (07): : 1240 - 1250
  • [34] Feasibility Study of Fan-Out Wafer-Level Packaging for Heterogeneous Integrations
    Lau, John
    Li, Ming
    Xu, Iris
    Chen, Tony
    Tan, Kim Hwee
    Li, Zhang
    Fan, Nelson
    Kuah, Eric
    So, Raymond
    Lo, Penny
    Cheung, Y. M.
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Y. H.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 903 - 909
  • [35] Overview of Fan-out Wafer Level Package (FO-WLP)
    Lu, Charlie
    2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2014, : 208 - 208
  • [36] The Novel Liquid Molding Compound for Fan-out Wafer Level Package
    Kan, Katsushi
    Oi, Yosuke
    Fujii, Yasuhito
    Miwa, Masato
    Sugahara, Michiyasu
    2016 International Conference on Electronics Packaging (ICEP), 2016, : 557 - 561
  • [37] Development of Advanced Fan-out Wafer Level Package (embedded Wafer Level BGA) Packaging
    Jin, Yonggang
    Teysseyre, Jerome
    Baraton, Xavier
    Yoon, S. W.
    Lin, Yaojian
    Marimuthu, Pandi C.
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 151 - 156
  • [38] New RDL-First PoP Fan-Out Wafer-Level Package Process with Chip-to-Wafer Bonding Technology
    Son, SeungNam
    Khim, DongHyun
    Yun, SeokHun
    Park, JunHwan
    Jeong, EunTaek
    Yi, JiHun
    Yoo, JinKun
    Yang, KiYeul
    Yi, MinJae
    Lee, SangHyoun
    Do, WonChul
    Khim, JinYoung
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1910 - 1915
  • [39] Simulation and Experiments of Fan-out Wafer Level Package during Encapsulation
    deng, Shang-Shiuan
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    Huang, Durn-Yuan
    Chen, Yu-Ren
    Shen, Geng-Shin
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 38 - +
  • [40] A Miniature Electromagnetic Bandgap Structure Using Integrated Fan-Out Wafer-Level Package (InFO-WLP) for Gigahertz Noise Suppression
    Tsai, Ming-Hsien
    Hsu, Sen-Kuei
    Shen, Chi-Kai
    Wei, Pei-Shen
    Chern, Chan-Hong
    Wu, Tzong-Lin
    2018 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM - IMS, 2018, : 1542 - 1544