RTL level trace signal selection and coverage estimation during post-silicon validation

被引:0
|
作者
Kumar, Binod [1 ]
Basu, Kanad [2 ]
Fujita, Masahiro [3 ]
Singh, Virendra [1 ]
机构
[1] Indian Inst Technol, Bombay, Maharashtra, India
[2] NYU, New York, NY 10003 USA
[3] Univ Tokyo, Tokyo, Japan
关键词
RTL signal selection; Restorability; Post-silicon validation; Design bugs; Assertions;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Trace buffers play a crucial role in curbing the obstacle of limited observability of internal states for error localization during post-silicon stage. Given the constraint of area over-head, selecting appropriate signals which are to be stored in the trace buffers is of paramount importance for the overall success of this observability enhancement mechanism. This paper proposes a register-transfer level trace signal selection methodology which uses assertions generated during pre-silicon design verification. The enlarged quantity of restored signal states in conjunction with the traced states help to estimate the coverage of particular events during post-silicon validation; thus, acting as a suitable alternative to synthesizing coverage monitors. Experimental results on opencore benchmark circuits indicate that the proposed methodology performs better than existing trace signal selection techniques, which focus on maximization of restoration of untraced signals from the traced ones.
引用
收藏
页码:59 / 66
页数:8
相关论文
共 50 条
  • [1] Assertion Coverage Aware Trace Signal Selection in Post-Silicon Validation
    Liu, Xiaobang
    Vemuri, Ranga
    [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 271 - 277
  • [2] Dynamic Trace Signal Selection for Post-Silicon Validation
    Han, Kihyuk
    Yang, Joon-Sung
    Abraham, Jacob A.
    [J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 302 - 307
  • [3] Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1338 - 1343
  • [4] Trace Signal Selection for Debugging Electrical Errors in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 625 - 625
  • [5] Constrained Signal Selection for Post-Silicon Validation
    Basu, Kanad
    Mishra, Prabhat
    Patra, Priyadarsan
    [J]. 2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 71 - 75
  • [6] Signal Selection Heuristics for Post-Silicon Validation
    Tummala, Suprajaa
    Liu, Xiaobang
    Vemuri, Ranga
    [J]. PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 401 - 407
  • [7] Trace Signal Selection to Enhance Timing and Logic Visibility in Post-Silicon Validation
    Shojaei, Hamid
    Davoodi, Azadeh
    [J]. 2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 168 - 172
  • [8] A Methodology for Trace Signal Selection to Improve Error Detection in Post-Silicon Validation
    Kumar, Binod
    Jindal, Ankit
    Singh, Virendra
    Fujita, Masahiro
    [J]. 2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 147 - 152
  • [9] On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (08) : 1263 - 1274
  • [10] RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation
    Basu, Kanad
    Mishra, Prabhat
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (04) : 605 - 613