共 50 条
- [22] Combinational Trace Signal Selection with Improved State Restoration for Post-Silicon Debug [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1369 - 1374
- [25] Flip-flop Clustering based Trace Signal Selection for Post-Silicon Debug [J]. 2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,
- [26] Dynamic Selection of Trace Signals for Post-Silicon Debug [J]. 2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 62 - 67
- [27] Efficient Router Architecture for Trace Reduction During NoC Post-Silicon Validation [J]. 32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 230 - 235
- [28] Coverage Evaluation of Post-silicon Validation Tests with Virtual Prototypes [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
- [29] On Evaluating Signal Selection Algorithms for Post-Silicon Debug [J]. 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 290 - 296
- [30] Trace-based post-silicon validation for vlsi circuits [J]. 1600, Springer Verlag, Tiergartenstrasse 17, Heidelberg, D-69121, Germany (252): : 1 - 123