RTL level trace signal selection and coverage estimation during post-silicon validation

被引:0
|
作者
Kumar, Binod [1 ]
Basu, Kanad [2 ]
Fujita, Masahiro [3 ]
Singh, Virendra [1 ]
机构
[1] Indian Inst Technol, Bombay, Maharashtra, India
[2] NYU, New York, NY 10003 USA
[3] Univ Tokyo, Tokyo, Japan
关键词
RTL signal selection; Restorability; Post-silicon validation; Design bugs; Assertions;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Trace buffers play a crucial role in curbing the obstacle of limited observability of internal states for error localization during post-silicon stage. Given the constraint of area over-head, selecting appropriate signals which are to be stored in the trace buffers is of paramount importance for the overall success of this observability enhancement mechanism. This paper proposes a register-transfer level trace signal selection methodology which uses assertions generated during pre-silicon design verification. The enlarged quantity of restored signal states in conjunction with the traced states help to estimate the coverage of particular events during post-silicon validation; thus, acting as a suitable alternative to synthesizing coverage monitors. Experimental results on opencore benchmark circuits indicate that the proposed methodology performs better than existing trace signal selection techniques, which focus on maximization of restoration of untraced signals from the traced ones.
引用
收藏
页码:59 / 66
页数:8
相关论文
共 50 条
  • [21] A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug
    Li, Min
    Davoodi, Azadeh
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (07) : 1081 - 1094
  • [22] Combinational Trace Signal Selection with Improved State Restoration for Post-Silicon Debug
    BeigMohammadi, Siamack
    Alizadeh, Bijan
    [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1369 - 1374
  • [23] On Multiplexed Signal Tracing for Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (05) : 748 - 759
  • [24] Scalable Signal Selection for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (06) : 1103 - 1115
  • [25] Flip-flop Clustering based Trace Signal Selection for Post-Silicon Debug
    Cheng, Yun
    Li, Huawei
    Wang, Ying
    Gao, Yingke
    Liu, Bo
    Li, Xiaowei
    [J]. 2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,
  • [26] Dynamic Selection of Trace Signals for Post-Silicon Debug
    Basu, Kanad
    Mishra, Prabhat
    Patra, Priyadarsan
    Nahir, Amir
    Aadir, Alon
    [J]. 2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 62 - 67
  • [27] Efficient Router Architecture for Trace Reduction During NoC Post-Silicon Validation
    Rout, Sidhartha Sankar
    Patil, Suyog Bhimrao
    Chaudhari, Vaibhav Ishwarlal
    Deb, Sujay
    [J]. 32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 230 - 235
  • [28] Coverage Evaluation of Post-silicon Validation Tests with Virtual Prototypes
    Cong, Kai
    Lei, Li
    Yang, Zhenkun
    Xie, Fei
    [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [29] On Evaluating Signal Selection Algorithms for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    [J]. 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 290 - 296
  • [30] Trace-based post-silicon validation for vlsi circuits
    Liu, Xiao
    Xu, Qiang
    [J]. 1600, Springer Verlag, Tiergartenstrasse 17, Heidelberg, D-69121, Germany (252): : 1 - 123