共 50 条
- [32] Did We Test Enough? Functional Coverage for Post-Silicon Validation [J]. 2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), 2019, : 31 - 36
- [33] On bypassing blocking bugs during post-silicon validation [J]. PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 69 - 74
- [35] Extending Trace History Through Tapered Summaries in Post-silicon Validation [J]. 2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 737 - 742
- [36] Improving Post-silicon Error Detection with Topological Selection of Trace Signals [J]. 2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 172 - 177
- [37] Enhanced Algorithm of Combining Trace and Scan Signals in Post-Silicon Validation [J]. 2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,
- [38] Layout-aware Selection of Trace Signals for Post-Silicon Debug [J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 327 - 332
- [39] Construction of Coverage Data for Post-Silicon Validation Using Big Data Techniques [J]. 2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 46 - 49
- [40] Can't See the Forest for the Trees: State Restoration's Limitations in Post-silicon Trace Signal Selection [J]. 2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 1 - 8