On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation

被引:26
|
作者
Liu, Xiao [1 ]
Xu, Qiang [1 ,2 ]
机构
[1] Chinese Univ Hong Kong, Dept Comp Sci & Engn, CUHK Reliable Comp Lab, Shatin, Hong Kong, Peoples R China
[2] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen 518055, Peoples R China
基金
美国国家科学基金会;
关键词
Post-silicon validation; trace signal selection; visibility enhancement; ON-CHIP; DEBUG; COMPRESSION; DESIGN;
D O I
10.1109/TCAD.2012.2189395
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Today's complex integrated circuit designs increasingly rely on post-silicon validation to eliminate bugs that escape from pre-silicon verification. One effective silicon debug technique is to monitor and trace the behaviors of the circuit during its normal operation. However, due to the associated overhead, designers can only afford to trace a small number of signals in the design. Selecting which signals to trace is therefore a crucial issue for the effectiveness of this technique. This paper proposes an automated trace signal selection strategy with a new probability-based evaluation metric, which is able to dramatically enhance the visibility in post-silicon validation. Experimental results on benchmark circuits show that the proposed technique is more effective than existing solutions.
引用
收藏
页码:1263 / 1274
页数:12
相关论文
共 50 条
  • [1] Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1338 - 1343
  • [2] Trace Signal Selection to Enhance Timing and Logic Visibility in Post-Silicon Validation
    Shojaei, Hamid
    Davoodi, Azadeh
    [J]. 2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 168 - 172
  • [3] Trace-based post-silicon validation for vlsi circuits
    Liu, Xiao
    Xu, Qiang
    [J]. Lecture Notes in Electrical Engineering, 2014, 252 : 1 - 123
  • [4] Dynamic Trace Signal Selection for Post-Silicon Validation
    Han, Kihyuk
    Yang, Joon-Sung
    Abraham, Jacob A.
    [J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 302 - 307
  • [5] Post-silicon Observability Enhancement with Topology Based Trace Signal Selection
    Kumar, Binod
    Jindal, Ankit
    Fujita, Masahiro
    Singh, Virendra
    [J]. 2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
  • [6] Assertion Coverage Aware Trace Signal Selection in Post-Silicon Validation
    Liu, Xiaobang
    Vemuri, Ranga
    [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 271 - 277
  • [7] Trace Signal Selection for Debugging Electrical Errors in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 625 - 625
  • [8] Constrained Signal Selection for Post-Silicon Validation
    Basu, Kanad
    Mishra, Prabhat
    Patra, Priyadarsan
    [J]. 2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 71 - 75
  • [9] Signal Selection Heuristics for Post-Silicon Validation
    Tummala, Suprajaa
    Liu, Xiaobang
    Vemuri, Ranga
    [J]. PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 401 - 407
  • [10] A Methodology for Trace Signal Selection to Improve Error Detection in Post-Silicon Validation
    Kumar, Binod
    Jindal, Ankit
    Singh, Virendra
    Fujita, Masahiro
    [J]. 2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 147 - 152